74 lines
2.5 KiB
INI
74 lines
2.5 KiB
INI
; The format of the input file:
|
|
; each device definition begins with a line like this:
|
|
;
|
|
; .devicename
|
|
;
|
|
; after it go the port definitions in this format:
|
|
;
|
|
; portname address
|
|
;
|
|
; the bit definitions (optional) are represented like this:
|
|
;
|
|
; portname.bitname bitnumber
|
|
;
|
|
; lines beginning with a space are ignored.
|
|
; comment lines should be started with ';' character.
|
|
;
|
|
; the default device is specified at the start of the file
|
|
;
|
|
; .default device_name
|
|
;
|
|
; all lines non conforming to the format are passed to the callback function
|
|
;
|
|
; Panasonic MN102 SPECIFIC LINES
|
|
;------------------------
|
|
;
|
|
; the processor definition may include the memory configuration.
|
|
; the line format is:
|
|
|
|
; area CLASS AREA-NAME START:END
|
|
;
|
|
; where CLASS is anything, but please use one of CODE, DATA, BSS
|
|
; START and END are addresses, the end address is not included
|
|
|
|
; Interrupt vectors are declared in the following way:
|
|
|
|
; entry NAME ADDRESS COMMENT
|
|
|
|
.default MN102
|
|
|
|
|
|
.MN102
|
|
|
|
; MEMORY MAP
|
|
area DATA IRAM 0x08000:0x0FC00 Internal RAM
|
|
area DATA FSR 0x0FC00:0x10000 Special Function Register
|
|
area CODE IROM 0x80000:0xFC000 Internal ROM
|
|
|
|
; Interrupt and reset vector assignments
|
|
entry RESET_ 0x80000 RESET after power on
|
|
entry IRQMANAGER_ 0x80008 IRQ Manager
|
|
|
|
; INPUT/OUTPUT (not all!)
|
|
CPUM 0xFC00 CPU mode control register
|
|
EFCR 0xFC08 Memory control register
|
|
IAGR 0xFC0E Interrupt accept group number register
|
|
NMICR 0xFC40 Non-maskable interrupt control register
|
|
WDICR 0xFC42 Watchdog Interrupt Control Register
|
|
UNICR 0xFC44 Undefined Instruction Interrupt Control Register
|
|
EIICR 0xFC46 Error Interrupt Control Register
|
|
IQ0ICL 0xFC50 External Interrupt 0 Control Register
|
|
IQ0ICH 0xFC51 External Interrupt 0 Control Register
|
|
TM0ICL 0xFC52 Timer 0 Underflow Interrupt Control Register
|
|
TM0ICH 0xFC53 Timer 0 Underflow Interrupt Control Register
|
|
TM8ICL 0xFC54 Timer 8 Underflow Interrupt Control Register
|
|
TM8ICH 0xFC55 Timer 8 Underflow Interrupt Control Register
|
|
TM8AICL 0xFC56 Timer 8 Capture A Interrupt Control Register
|
|
TM8AICH 0xFC57 Timer 8 Capture A Interrupt Control Register
|
|
IQ1ICL 0xFC58 External Interrupt 1 Control Register
|
|
IQ1ICH 0xFC59 External Interrupt 1 Control Register
|
|
IRQTRG 0xFCB0
|
|
KEYTRG 0xFCB2
|
|
KEYCTR 0xFCB4
|
|
WDREG 0xFCB8
|