28731 lines
1.1 MiB
28731 lines
1.1 MiB
; The format of the input file:
|
|
; each device definition begins with a line like this:
|
|
;
|
|
; .devicename
|
|
;
|
|
; after it go the port definitions in this format:
|
|
;
|
|
; portname address
|
|
;
|
|
; the bit definitions (optional) are represented like this:
|
|
;
|
|
; portname.bitname bitnumber
|
|
;
|
|
; lines beginning with a space are ignored.
|
|
; comment lines should be started with ';' character.
|
|
;
|
|
; the default device is specified at the start of the file
|
|
;
|
|
; .default device_name
|
|
;
|
|
; all lines non conforming to the format are passed to the callback function
|
|
;
|
|
; MITSUBISHI M32R_E_Series SPECIFIC LINES
|
|
;------------------------
|
|
;
|
|
; the processor definition may include the memory configuration.
|
|
; the line format is:
|
|
|
|
; area CLASS AREA-NAME START:END
|
|
;
|
|
; where CLASS is anything, but please use one of CODE, DATA, BSS
|
|
; START and END are addresses, the end address is not included
|
|
|
|
; Interrupt vectors are declared in the following way:
|
|
|
|
; entry NAME ADDRESS COMMENT
|
|
|
|
.default M32170F3VFP_WG
|
|
|
|
.M32170F3VFP_WG
|
|
; e32170um.pdf
|
|
|
|
; MEMORY MAP
|
|
area DATA ROM_ 0x00000000:0x00060000 Internal ROM area
|
|
area BSS RESERVED 0x00060000:0x00100000 Reserved area (640 Kbytes)
|
|
area DATA CS0_ 0x00100000:0x00200000 CS0 area
|
|
area DATA CS1_ 0x00200000:0x00400000 CS1 area
|
|
area DATA Ghost_1 0x00400000:0x00800000 Ghost area in 4 Mbytes
|
|
area DATA FSR_1 0x00800000:0x00800008
|
|
area BSS RESERVED 0x00800008:0x00800060
|
|
area DATA FSR_2 0x00800060:0x00800180
|
|
area BSS RESERVED 0x00800180:0x00800201
|
|
area DATA FSR_3 0x00800201:0x00800479
|
|
area BSS RESERVED 0x00800479:0x00800700
|
|
area DATA FSR_4 0x00800700:0x008007F4
|
|
area BSS RESERVED 0x008007F4:0x00800A00
|
|
area DATA FSR_5 0x00800A00:0x00800A28
|
|
area BSS RESERVED 0x00800A28:0x00800A80
|
|
area DATA FSR_6 0x00800A80:0x00800AB0
|
|
area BSS RESERVED 0x00800AB0:0x00800AD0
|
|
area DATA FSR_7 0x00800AD0:0x00800AF0
|
|
area BSS RESERVED 0x00800AF0:0x00800B8C
|
|
area DATA FSR_8 0x00800B8C:0x00800BE0
|
|
area BSS RESERVED 0x00800BE0:0x00800C8C
|
|
area DATA FSR_9 0x00800C8C:0x00800CE0
|
|
area BSS RESERVED 0x00800CE0:0x00800FE0
|
|
area DATA FSR_10 0x00800FE0:0x00801060
|
|
area BSS RESERVED 0x00801060:0x00801100
|
|
area DATA FSR_11 0x00801100:0x00801200
|
|
area BSS RESERVED 0x00801200:0x00804000
|
|
area DATA RAM_ 0x00804000:0x0080C000 Internal RAM area (32 Kbytes)
|
|
area BSS RESERVED 0x0080C000:0x00820000
|
|
area DATA Ghost_2 0x00820000:0x01000000 Ghost area in units of 128 Kbytes
|
|
|
|
|
|
; Interrupt and reset vector assignments
|
|
interrupt MJT_I_4 0x00000094 MJT Input Interrupt 4
|
|
interrupt MJT_I_3 0x00000098 MJT Input Interrupt 3
|
|
interrupt MJT_I_2 0x0000009C MJT Input Interrupt 2
|
|
interrupt MJT_I_1 0x000000A0 MJT Input Interrupt 1
|
|
interrupt MJT_I_0 0x000000A4 MJT Input Interrupt 0
|
|
interrupt MJT_O_7 0x000000A8 MJT Output Interrupt 7
|
|
interrupt MJT_O_6 0x000000AC MJT Output Interrupt 6
|
|
interrupt MJT_O_5 0x000000B0 MJT Output Interrupt 5
|
|
interrupt MJT_O_4 0x000000B4 MJT Output Interrupt 4
|
|
interrupt MJT_O_3 0x000000B8 MJT Output Interrupt 3
|
|
interrupt MJT_O_2 0x000000BC MJT Output Interrupt 2
|
|
interrupt MJT_O_1 0x000000C0 MJT Output Interrupt 1
|
|
interrupt MJT_O_0 0x000000C4 MJT Output Interrupt 0
|
|
interrupt DMA0_4 0x000000C8 DMA0-4 Interrupt
|
|
interrupt SIO1_R 0x000000CC SIO1 Receive Interruptt
|
|
interrupt SIO1_T 0x000000D0 SIO1 Transmit Interruptt
|
|
interrupt SIO0_R 0x000000D4 SIO0 Receive Interruptt
|
|
interrupt SIO0_T 0x000000D8 SIO0 Transmit Interruptt
|
|
interrupt A_D0_C 0x000000DC A-D0 Converter Interruptt
|
|
interrupt TID0_O 0x000000E0 TID0 Output Interruptt
|
|
interrupt TOD0_O 0x000000E4 TOD0 Output Interruptt
|
|
interrupt DMA5_9 0x000000E8 DMA5-9 Interruptt
|
|
interrupt SIO2_3_T_R 0x000000EC SIO2,3 Transmit/Receive Interrupt
|
|
interrupt RTD_I 0x000000F0 RTD Interruptt
|
|
interrupt TID1_O 0x000000F4 TID1 Output Interrupt
|
|
interrupt TOD1_TOM0_O 0x000000F8 TOD1+TOM0 Output Interrupt
|
|
interrupt SIO4_5_T_R 0x000000FC SIO4,5 Transmit/Receive Interrupt
|
|
interrupt A_D1_C 0x00000100 A-D1 Converter Interrupt
|
|
interrupt TID2_O 0x00000104 TID2 Output Interrupt
|
|
interrupt TML1_I 0x00000108 TML1 Input Interrupt
|
|
interrupt CAN0_T_R_E 0x0000010C CAN0 Transmit/Receive & Error Interrupt
|
|
|
|
|
|
; INPUT/ OUTPUT PORTS
|
|
IVECT 0x00800000 Interrupt Vector Register
|
|
RESERVED00800002 0x00800002 RESERVED
|
|
RESERVED00800003 0x00800003 RESERVED
|
|
IMASK 0x00800004 Interrupt Mask Register
|
|
IMASK.IMASK7 7 Interrupt mask
|
|
IMASK.IMASK6 6 Interrupt mask
|
|
IMASK.IMASK5 5 Interrupt mask
|
|
RESERVED00800005 0x00800005 RESERVED
|
|
SBICR 0x00800006 SBI Control Register
|
|
SBICR.SBIREQ 7 SBI request
|
|
RESERVED00800007 0x00800007 RESERVED
|
|
ICAN0CR 0x00800060 CAN0 Transmit/Receive & Error Interrupt Control Register
|
|
ICAN0CR.ILEVEL_15 15 Interrupt priority level
|
|
ICAN0CR.ILEVEL_14 14 Interrupt priority level
|
|
ICAN0CR.ILEVEL_13 13 Interrupt priority level
|
|
ICAN0CR.IREQ 11 Interrupt request
|
|
ITML1CR 0x00800061 TML1 Input Interrupt Control Register
|
|
ITML1CR.ILEVEL_7 7 Interrupt priority level
|
|
ITML1CR.ILEVEL_6 6 Interrupt priority level
|
|
ITML1CR.ILEVEL_5 5 Interrupt priority level
|
|
ITML1CR.IREQ 3 Interrupt request
|
|
ITID2CR 0x00800062 TID2 Output Interrupt Control Register
|
|
ITID2CR.ILEVEL_15 15 Interrupt priority level
|
|
ITID2CR.ILEVEL_14 14 Interrupt priority level
|
|
ITID2CR.ILEVEL_13 13 Interrupt priority level
|
|
ITID2CR.IREQ 11 Interrupt request
|
|
IAD1CCR 0x00800063 A-D1 Conversion Interrupt Control Register
|
|
IAD1CCR.ILEVEL_7 7 Interrupt priority level
|
|
IAD1CCR.ILEVEL_6 6 Interrupt priority level
|
|
IAD1CCR.ILEVEL_5 5 Interrupt priority level
|
|
IAD1CCR.IREQ 3 Interrupt request
|
|
ISIO45CR 0x00800064 SIO4,5 Transmit/Receive Interrupt Control Register
|
|
ISIO45CR.ILEVEL_15 15 Interrupt priority level
|
|
ISIO45CR.ILEVEL_14 14 Interrupt priority level
|
|
ISIO45CR.ILEVEL_13 13 Interrupt priority level
|
|
ISIO45CR.IREQ 11 Interrupt request
|
|
ITOM0CR 0x00800065 TOD1-TOM0 Output Interrupt Control Register
|
|
ITOM0CR.ILEVEL_7 7 Interrupt priority level
|
|
ITOM0CR.ILEVEL_6 6 Interrupt priority level
|
|
ITOM0CR.ILEVEL_5 5 Interrupt priority level
|
|
ITOM0CR.IREQ 3 Interrupt request
|
|
ITID1CR 0x00800066 TID1 Output Interrupt Control Register
|
|
ITID1CR.ILEVEL_15 15 Interrupt priority level
|
|
ITID1CR.ILEVEL_14 14 Interrupt priority level
|
|
ITID1CR.ILEVEL_13 13 Interrupt priority level
|
|
ITID1CR.IREQ 11 Interrupt request
|
|
IRTDCR 0x00800067 RTD Interrupt Control Register
|
|
IRTDCR.ILEVEL_7 7 Interrupt priority level
|
|
IRTDCR.ILEVEL_6 6 Interrupt priority level
|
|
IRTDCR.ILEVEL_5 5 Interrupt priority level
|
|
IRTDCR.IREQ 3 Interrupt request
|
|
ISO23CR 0x00800068 SIO2,3 Transmit/Receive Interrupt Control Register
|
|
ISO23CR.ILEVEL_15 15 Interrupt priority level
|
|
ISO23CR.ILEVEL_14 14 Interrupt priority level
|
|
ISO23CR.ILEVEL_13 13 Interrupt priority level
|
|
ISO23CR.IREQ 11 Interrupt request
|
|
IDMA59CR 0x00800069 DMA5-9 Interrupt Control Register
|
|
IDMA59CR.ILEVEL_7 7 Interrupt priority level
|
|
IDMA59CR.ILEVEL_6 6 Interrupt priority level
|
|
IDMA59CR.ILEVEL_5 5 Interrupt priority level
|
|
IDMA59CR.IREQ 3 Interrupt request
|
|
ITOD0CR 0x0080006A TOD0 Output Interrupt Control Register
|
|
ITOD0CR.ILEVEL_15 15 Interrupt priority level
|
|
ITOD0CR.ILEVEL_14 14 Interrupt priority level
|
|
ITOD0CR.ILEVEL_13 13 Interrupt priority level
|
|
ITOD0CR.IREQ 11 Interrupt request
|
|
ITID0CR 0x0080006B TID0 Output Interrupt Control Register
|
|
ITID0CR.ILEVEL_7 7 Interrupt priority level
|
|
ITID0CR.ILEVEL_6 6 Interrupt priority level
|
|
ITID0CR.ILEVEL_5 5 Interrupt priority level
|
|
ITID0CR.IREQ 3 Interrupt request
|
|
IAD0CCR 0x0080006C A-D0 Conversion Interrupt Control Register
|
|
IAD0CCR.ILEVEL_15 15 Interrupt priority level
|
|
IAD0CCR.ILEVEL_14 14 Interrupt priority level
|
|
IAD0CCR.ILEVEL_13 13 Interrupt priority level
|
|
IAD0CCR.IREQ 11 Interrupt request
|
|
ISIO0TXCR 0x0080006D SIO0 Transmit Interrupt Control Register
|
|
ISIO0TXCR.ILEVEL_7 7 Interrupt priority level
|
|
ISIO0TXCR.ILEVEL_6 6 Interrupt priority level
|
|
ISIO0TXCR.ILEVEL_5 5 Interrupt priority level
|
|
ISIO0TXCR.IREQ 3 Interrupt request
|
|
ISIO0RXCR 0x0080006E SIO0 Receive Interrupt Control Register
|
|
ISIO0RXCR.ILEVEL_15 15 Interrupt priority level
|
|
ISIO0RXCR.ILEVEL_14 14 Interrupt priority level
|
|
ISIO0RXCR.ILEVEL_13 13 Interrupt priority level
|
|
ISIO0RXCR.IREQ 11 Interrupt request
|
|
ISIO1TXCR 0x0080006F SIO1 Transmit Interrupt Control Register
|
|
ISIO1TXCR.ILEVEL_7 7 Interrupt priority level
|
|
ISIO1TXCR.ILEVEL_6 6 Interrupt priority level
|
|
ISIO1TXCR.ILEVEL_5 5 Interrupt priority level
|
|
ISIO1TXCR.IREQ 3 Interrupt request
|
|
ISIO1RXCR 0x00800070 SIO1 Receive Interrupt Control Register
|
|
ISIO1RXCR.ILEVEL_15 15 Interrupt priority level
|
|
ISIO1RXCR.ILEVEL_14 14 Interrupt priority level
|
|
ISIO1RXCR.ILEVEL_13 13 Interrupt priority level
|
|
ISIO1RXCR.IREQ 11 Interrupt request
|
|
IDMA04CR 0x00800071 DMA0-4 Interrupt Control Register
|
|
IDMA04CR.ILEVEL_7 7 Interrupt priority level
|
|
IDMA04CR.ILEVEL_6 6 Interrupt priority level
|
|
IDMA04CR.ILEVEL_5 5 Interrupt priority level
|
|
IDMA04CR.IREQ 3 Interrupt request
|
|
IMJTOCR0 0x00800072 MJT Output Interrupt Control Register 0
|
|
IMJTOCR0.ILEVEL_15 15 Interrupt priority level
|
|
IMJTOCR0.ILEVEL_14 14 Interrupt priority level
|
|
IMJTOCR0.ILEVEL_13 13 Interrupt priority level
|
|
IMJTOCR0.IREQ 11 Interrupt request
|
|
IMJTOCR1 0x00800073 MJT Output Interrupt Control Register 1
|
|
IMJTOCR1.ILEVEL_7 7 Interrupt priority level
|
|
IMJTOCR1.ILEVEL_6 6 Interrupt priority level
|
|
IMJTOCR1.ILEVEL_5 5 Interrupt priority level
|
|
IMJTOCR1.IREQ 3 Interrupt request
|
|
IMJTOCR2 0x00800074 MJT Output Interrupt Control Register 2
|
|
IMJTOCR2.ILEVEL_15 15 Interrupt priority level
|
|
IMJTOCR2.ILEVEL_14 14 Interrupt priority level
|
|
IMJTOCR2.ILEVEL_13 13 Interrupt priority level
|
|
IMJTOCR2.IREQ 11 Interrupt request
|
|
IMJTOCR3 0x00800075 MJT Output Interrupt Control Register 3
|
|
IMJTOCR3.ILEVEL_7 7 Interrupt priority level
|
|
IMJTOCR3.ILEVEL_6 6 Interrupt priority level
|
|
IMJTOCR3.ILEVEL_5 5 Interrupt priority level
|
|
IMJTOCR3.IREQ 3 Interrupt request
|
|
IMJTOCR4 0x00800076 MJT Output Interrupt Control Register 4
|
|
IMJTOCR4.ILEVEL_15 15 Interrupt priority level
|
|
IMJTOCR4.ILEVEL_14 14 Interrupt priority level
|
|
IMJTOCR4.ILEVEL_13 13 Interrupt priority level
|
|
IMJTOCR4.IREQ 11 Interrupt request
|
|
IMJTOCR5 0x00800077 MJT Output Interrupt Control Register 5
|
|
IMJTOCR5.ILEVEL_7 7 Interrupt priority level
|
|
IMJTOCR5.ILEVEL_6 6 Interrupt priority level
|
|
IMJTOCR5.ILEVEL_5 5 Interrupt priority level
|
|
IMJTOCR5.IREQ 3 Interrupt request
|
|
IMJTOCR6 0x00800078 MJT Output Interrupt Control Register 6
|
|
IMJTOCR6.ILEVEL_15 15 Interrupt priority level
|
|
IMJTOCR6.ILEVEL_14 14 Interrupt priority level
|
|
IMJTOCR6.ILEVEL_13 13 Interrupt priority level
|
|
IMJTOCR6.IREQ 11 Interrupt request
|
|
IMJTOCR7 0x00800079 MJT Output Interrupt Control Register 7
|
|
IMJTOCR7.ILEVEL_7 7 Interrupt priority level
|
|
IMJTOCR7.ILEVEL_6 6 Interrupt priority level
|
|
IMJTOCR7.ILEVEL_5 5 Interrupt priority level
|
|
IMJTOCR7.IREQ 3 Interrupt request
|
|
IMJTICR0 0x0080007A MJT Input Interrupt Control Register 0
|
|
IMJTICR0.ILEVEL_15 15 Interrupt priority level
|
|
IMJTICR0.ILEVEL_14 14 Interrupt priority level
|
|
IMJTICR0.ILEVEL_13 13 Interrupt priority level
|
|
IMJTICR0.IREQ 11 Interrupt request
|
|
IMJTICR1 0x0080007B MJT Input Interrupt Control Register 1
|
|
IMJTICR1.ILEVEL_7 7 Interrupt priority level
|
|
IMJTICR1.ILEVEL_6 6 Interrupt priority level
|
|
IMJTICR1.ILEVEL_5 5 Interrupt priority level
|
|
IMJTICR1.IREQ 3 Interrupt request
|
|
IMJTICR2 0x0080007C MJT Input Interrupt Control Register 2
|
|
IMJTICR2.ILEVEL_15 15 Interrupt priority level
|
|
IMJTICR2.ILEVEL_14 14 Interrupt priority level
|
|
IMJTICR2.ILEVEL_13 13 Interrupt priority level
|
|
IMJTICR2.IREQ 11 Interrupt request
|
|
IMJTICR3 0x0080007D MJT Input Interrupt Control Register 3
|
|
IMJTICR3.ILEVEL_7 7 Interrupt priority level
|
|
IMJTICR3.ILEVEL_6 6 Interrupt priority level
|
|
IMJTICR3.ILEVEL_5 5 Interrupt priority level
|
|
IMJTICR3.IREQ 3 Interrupt request
|
|
IMJTICR4 0x0080007E MJT Input Interrupt Control Register 4
|
|
IMJTICR4.ILEVEL_15 15 Interrupt priority level
|
|
IMJTICR4.ILEVEL_14 14 Interrupt priority level
|
|
IMJTICR4.ILEVEL_13 13 Interrupt priority level
|
|
IMJTICR4.IREQ 11 Interrupt request
|
|
RESERVED0080007F 0x0080007F RESERVED
|
|
AD0SIM0 0x00800080 A-D0 Single Mode Register 0
|
|
AD0SIM0.AD0SSTT 7 A-D0 conversion start
|
|
AD0SIM0.AD0SSTP 6 A-D0 conversion stop
|
|
AD0SIM0.AD0SCMP 5 A-D0 conversion/comparate completed
|
|
AD0SIM0.AD0SREQ 4 Interrupt request/DMA transfer request selection
|
|
AD0SIM0.AD0SSEL 3 A-D0 conversion start trigger selection
|
|
AD0SIM0.AD0STRG 2 A-D0 hardware trigger selection
|
|
AD0SIM1 0x00800081 A-D0 Single Mode Register 1
|
|
AD0SIM1.AN0SEL_15 15 Analog input pin selection
|
|
AD0SIM1.AN0SEL_14 14 Analog input pin selection
|
|
AD0SIM1.AN0SEL_13 13 Analog input pin selection
|
|
AD0SIM1.AN0SEL_12 12 Analog input pin selection
|
|
AD0SIM1.AD0SSPD 9 A-D0 conversion rate selection
|
|
AD0SIM1.AD0SMSL 8 A-D0 conversion mode selection
|
|
RESERVED00800082 0x00800082 RESERVED
|
|
RESERVED00800083 0x00800083 RESERVED
|
|
AD0SCM0 0x00800084 A-D0 Scan Mode Register 0
|
|
AD0SCM0.AD0CSTT 7 A-D0 conversion start
|
|
AD0SCM0.AD0CSTP 6 A-D0 conversion stop
|
|
AD0SCM0.AD0CCMP 5 A-D0 conversion completed
|
|
AD0SCM0.AD0CREQ 4 Interrupt request/DMA request selection
|
|
AD0SCM0.AD0CSEL 3 A-D0 conversion start trigger selection
|
|
AD0SCM0.AD0CTRG 2 A-D0 hardware trigger selection
|
|
AD0SCM0.AD0CMSL 1 A-D0 scan mode selection
|
|
AD0SCM1 0x00800085 A-D0 Scan Mode Register 1
|
|
AD0SCM1.AN0SCAN_15 15 A-D0 scan loop selection
|
|
AD0SCM1.AN0SCAN_14 14 A-D0 scan loop selection
|
|
AD0SCM1.AN0SCAN_13 13 A-D0 scan loop selection
|
|
AD0SCM1.AN0SCAN_12 12 A-D0 scan loop selection
|
|
AD0SCM1.AD0CSPD 9 A-D0 conversion rate selection
|
|
RESERVED00800086 0x00800086 RESERVED
|
|
RESERVED00800087 0x00800087 RESERVED
|
|
AD0SAR 0x00800088 A-D0 Successive Approximation Register
|
|
AD0SAR.AD0SAR_15 15 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_14 14 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_13 13 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_12 12 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_11 11 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_10 10 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_9 9 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_8 8 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_7 7 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_6 6 A-D0 successive approximation value/comparison value
|
|
RESERVED0080008A 0x0080008A RESERVED
|
|
RESERVED0080008B 0x0080008B RESERVED
|
|
AD0CMP 0x0080008C A-D0 Comparate Data Register
|
|
AD0CMP.AD0CMP15 15 A-D0 comparate result flag bit 15
|
|
AD0CMP.AD0CMP14 14 A-D0 comparate result flag bit 14
|
|
AD0CMP.AD0CMP13 13 A-D0 comparate result flag bit 13
|
|
AD0CMP.AD0CMP12 12 A-D0 comparate result flag bit 12
|
|
AD0CMP.AD0CMP11 11 A-D0 comparate result flag bit 11
|
|
AD0CMP.AD0CMP10 10 A-D0 comparate result flag bit 10
|
|
AD0CMP.AD0CMP9 9 A-D0 comparate result flag bit 9
|
|
AD0CMP.AD0CMP8 8 A-D0 comparate result flag bit 8
|
|
AD0CMP.AD0CMP7 7 A-D0 comparate result flag bit 7
|
|
AD0CMP.AD0CMP6 6 A-D0 comparate result flag bit 6
|
|
AD0CMP.AD0CMP5 5 A-D0 comparate result flag bit 5
|
|
AD0CMP.AD0CMP4 4 A-D0 comparate result flag bit 4
|
|
AD0CMP.AD0CMP3 3 A-D0 comparate result flag bit 3
|
|
AD0CMP.AD0CMP2 2 A-D0 comparate result flag bit 2
|
|
AD0CMP.AD0CMP1 1 A-D0 comparate result flag bit 1
|
|
AD0CMP.AD0CMP0 0 A-D0 comparate result flag bit 0
|
|
RESERVED0080008E 0x0080008E RESERVED
|
|
RESERVED0080008F 0x0080008F RESERVED
|
|
AD0DT0 0x00800090 10-bit A-D0 Data Register 0
|
|
AD0DT0.AD0DT0_15 15 A-D0 data bit 15
|
|
AD0DT0.AD0DT0_14 14 A-D0 data bit 14
|
|
AD0DT0.AD0DT0_13 13 A-D0 data bit 13
|
|
AD0DT0.AD0DT0_12 12 A-D0 data bit 12
|
|
AD0DT0.AD0DT0_11 11 A-D0 data bit 11
|
|
AD0DT0.AD0DT0_10 10 A-D0 data bit 10
|
|
AD0DT0.AD0DT0_9 9 A-D0 data bit 9
|
|
AD0DT0.AD0DT0_8 8 A-D0 data bit 8
|
|
AD0DT0.AD0DT0_7 7 A-D0 data bit 7
|
|
AD0DT0.AD0DT0_6 6 A-D0 data bit 6
|
|
AD0DT1 0x00800092 10-bit A-D0 Data Register 1
|
|
AD0DT1.AD0DT1_15 15 A-D0 data bit 15
|
|
AD0DT1.AD0DT1_14 14 A-D0 data bit 14
|
|
AD0DT1.AD0DT1_13 13 A-D0 data bit 13
|
|
AD0DT1.AD0DT1_12 12 A-D0 data bit 12
|
|
AD0DT1.AD0DT1_11 11 A-D0 data bit 11
|
|
AD0DT1.AD0DT1_10 10 A-D0 data bit 10
|
|
AD0DT1.AD0DT1_9 9 A-D0 data bit 9
|
|
AD0DT1.AD0DT1_8 8 A-D0 data bit 8
|
|
AD0DT1.AD0DT1_7 7 A-D0 data bit 7
|
|
AD0DT1.AD0DT1_6 6 A-D0 data bit 6
|
|
AD0DT2 0x00800094 10-bit A-D0 Data Register 2
|
|
AD0DT2.AD0DT2_15 15 A-D0 data bit 15
|
|
AD0DT2.AD0DT2_14 14 A-D0 data bit 14
|
|
AD0DT2.AD0DT2_13 13 A-D0 data bit 13
|
|
AD0DT2.AD0DT2_12 12 A-D0 data bit 12
|
|
AD0DT2.AD0DT2_11 11 A-D0 data bit 11
|
|
AD0DT2.AD0DT2_10 10 A-D0 data bit 10
|
|
AD0DT2.AD0DT2_9 9 A-D0 data bit 9
|
|
AD0DT2.AD0DT2_8 8 A-D0 data bit 8
|
|
AD0DT2.AD0DT2_7 7 A-D0 data bit 7
|
|
AD0DT2.AD0DT2_6 6 A-D0 data bit 6
|
|
AD0DT3 0x00800096 10-bit A-D0 Data Register 3
|
|
AD0DT3.AD0DT3_15 15 A-D0 data bit 15
|
|
AD0DT3.AD0DT3_14 14 A-D0 data bit 14
|
|
AD0DT3.AD0DT3_13 13 A-D0 data bit 13
|
|
AD0DT3.AD0DT3_12 12 A-D0 data bit 12
|
|
AD0DT3.AD0DT3_11 11 A-D0 data bit 11
|
|
AD0DT3.AD0DT3_10 10 A-D0 data bit 10
|
|
AD0DT3.AD0DT3_9 9 A-D0 data bit 9
|
|
AD0DT3.AD0DT3_8 8 A-D0 data bit 8
|
|
AD0DT3.AD0DT3_7 7 A-D0 data bit 7
|
|
AD0DT3.AD0DT3_6 6 A-D0 data bit 6
|
|
AD0DT4 0x00800098 10-bit A-D0 Data Register 4
|
|
AD0DT4.AD0DT4_15 15 A-D0 data bit 15
|
|
AD0DT4.AD0DT4_14 14 A-D0 data bit 14
|
|
AD0DT4.AD0DT4_13 13 A-D0 data bit 13
|
|
AD0DT4.AD0DT4_12 12 A-D0 data bit 12
|
|
AD0DT4.AD0DT4_11 11 A-D0 data bit 11
|
|
AD0DT4.AD0DT4_10 10 A-D0 data bit 10
|
|
AD0DT4.AD0DT4_9 9 A-D0 data bit 9
|
|
AD0DT4.AD0DT4_8 8 A-D0 data bit 8
|
|
AD0DT4.AD0DT4_7 7 A-D0 data bit 7
|
|
AD0DT4.AD0DT4_6 6 A-D0 data bit 6
|
|
AD0DT5 0x0080009A 10-bit A-D0 Data Register 5
|
|
AD0DT5.AD0DT5_15 15 A-D0 data bit 15
|
|
AD0DT5.AD0DT5_14 14 A-D0 data bit 14
|
|
AD0DT5.AD0DT5_13 13 A-D0 data bit 13
|
|
AD0DT5.AD0DT5_12 12 A-D0 data bit 12
|
|
AD0DT5.AD0DT5_11 11 A-D0 data bit 11
|
|
AD0DT5.AD0DT5_10 10 A-D0 data bit 10
|
|
AD0DT5.AD0DT5_9 9 A-D0 data bit 9
|
|
AD0DT5.AD0DT5_8 8 A-D0 data bit 8
|
|
AD0DT5.AD0DT5_7 7 A-D0 data bit 7
|
|
AD0DT5.AD0DT5_6 6 A-D0 data bit 6
|
|
AD0DT6 0x0080009C 10-bit A-D0 Data Register 6
|
|
AD0DT6.AD0DT6_15 15 A-D0 data bit 15
|
|
AD0DT6.AD0DT6_14 14 A-D0 data bit 14
|
|
AD0DT6.AD0DT6_13 13 A-D0 data bit 13
|
|
AD0DT6.AD0DT6_12 12 A-D0 data bit 12
|
|
AD0DT6.AD0DT6_11 11 A-D0 data bit 11
|
|
AD0DT6.AD0DT6_10 10 A-D0 data bit 10
|
|
AD0DT6.AD0DT6_9 9 A-D0 data bit 9
|
|
AD0DT6.AD0DT6_8 8 A-D0 data bit 8
|
|
AD0DT6.AD0DT6_7 7 A-D0 data bit 7
|
|
AD0DT6.AD0DT6_6 6 A-D0 data bit 6
|
|
AD0DT7 0x0080009E 10-bit A-D0 Data Register 7
|
|
AD0DT7.AD0DT7_15 15 A-D0 data bit 15
|
|
AD0DT7.AD0DT7_14 14 A-D0 data bit 14
|
|
AD0DT7.AD0DT7_13 13 A-D0 data bit 13
|
|
AD0DT7.AD0DT7_12 12 A-D0 data bit 12
|
|
AD0DT7.AD0DT7_11 11 A-D0 data bit 11
|
|
AD0DT7.AD0DT7_10 10 A-D0 data bit 10
|
|
AD0DT7.AD0DT7_9 9 A-D0 data bit 9
|
|
AD0DT7.AD0DT7_8 8 A-D0 data bit 8
|
|
AD0DT7.AD0DT7_7 7 A-D0 data bit 7
|
|
AD0DT7.AD0DT7_6 6 A-D0 data bit 6
|
|
AD0DT8 0x008000A0 10-bit A-D0 Data Register 8
|
|
AD0DT8.AD0DT8_15 15 A-D0 data bit 15
|
|
AD0DT8.AD0DT8_14 14 A-D0 data bit 14
|
|
AD0DT8.AD0DT8_13 13 A-D0 data bit 13
|
|
AD0DT8.AD0DT8_12 12 A-D0 data bit 12
|
|
AD0DT8.AD0DT8_11 11 A-D0 data bit 11
|
|
AD0DT8.AD0DT8_10 10 A-D0 data bit 10
|
|
AD0DT8.AD0DT8_9 9 A-D0 data bit 9
|
|
AD0DT8.AD0DT8_8 8 A-D0 data bit 8
|
|
AD0DT8.AD0DT8_7 7 A-D0 data bit 7
|
|
AD0DT8.AD0DT8_6 6 A-D0 data bit 6
|
|
AD0DT9 0x008000A2 10-bit A-D0 Data Register 9
|
|
AD0DT9.AD0DT9_15 15 A-D0 data bit 15
|
|
AD0DT9.AD0DT9_14 14 A-D0 data bit 14
|
|
AD0DT9.AD0DT9_13 13 A-D0 data bit 13
|
|
AD0DT9.AD0DT9_12 12 A-D0 data bit 12
|
|
AD0DT9.AD0DT9_11 11 A-D0 data bit 11
|
|
AD0DT9.AD0DT9_10 10 A-D0 data bit 10
|
|
AD0DT9.AD0DT9_9 9 A-D0 data bit 9
|
|
AD0DT9.AD0DT9_8 8 A-D0 data bit 8
|
|
AD0DT9.AD0DT9_7 7 A-D0 data bit 7
|
|
AD0DT9.AD0DT9_6 6 A-D0 data bit 6
|
|
AD0DT10 0x008000A4 10-bit A-D0 Data Register 10
|
|
AD0DT10.AD0DT10_15 15 A-D0 data bit 15
|
|
AD0DT10.AD0DT10_14 14 A-D0 data bit 14
|
|
AD0DT10.AD0DT10_13 13 A-D0 data bit 13
|
|
AD0DT10.AD0DT10_12 12 A-D0 data bit 12
|
|
AD0DT10.AD0DT10_11 11 A-D0 data bit 11
|
|
AD0DT10.AD0DT10_10 10 A-D0 data bit 10
|
|
AD0DT10.AD0DT10_9 9 A-D0 data bit 9
|
|
AD0DT10.AD0DT10_8 8 A-D0 data bit 8
|
|
AD0DT10.AD0DT10_7 7 A-D0 data bit 7
|
|
AD0DT10.AD0DT10_6 6 A-D0 data bit 6
|
|
AD0DT11 0x008000A6 10-bit A-D0 Data Register 11
|
|
AD0DT11.AD0DT11_15 15 A-D0 data bit 15
|
|
AD0DT11.AD0DT11_14 14 A-D0 data bit 14
|
|
AD0DT11.AD0DT11_13 13 A-D0 data bit 13
|
|
AD0DT11.AD0DT11_12 12 A-D0 data bit 12
|
|
AD0DT11.AD0DT11_11 11 A-D0 data bit 11
|
|
AD0DT11.AD0DT11_10 10 A-D0 data bit 10
|
|
AD0DT11.AD0DT11_9 9 A-D0 data bit 9
|
|
AD0DT11.AD0DT11_8 8 A-D0 data bit 8
|
|
AD0DT11.AD0DT11_7 7 A-D0 data bit 7
|
|
AD0DT11.AD0DT11_6 6 A-D0 data bit 6
|
|
AD0DT12 0x008000A8 10-bit A-D0 Data Register 12
|
|
AD0DT12.AD0DT12_15 15 A-D0 data bit 15
|
|
AD0DT12.AD0DT12_14 14 A-D0 data bit 14
|
|
AD0DT12.AD0DT12_13 13 A-D0 data bit 13
|
|
AD0DT12.AD0DT12_12 12 A-D0 data bit 12
|
|
AD0DT12.AD0DT12_11 11 A-D0 data bit 11
|
|
AD0DT12.AD0DT12_10 10 A-D0 data bit 10
|
|
AD0DT12.AD0DT12_9 9 A-D0 data bit 9
|
|
AD0DT12.AD0DT12_8 8 A-D0 data bit 8
|
|
AD0DT12.AD0DT12_7 7 A-D0 data bit 7
|
|
AD0DT12.AD0DT12_6 6 A-D0 data bit 6
|
|
AD0DT13 0x008000AA 10-bit A-D0 Data Register 13
|
|
AD0DT13.AD0DT13_15 15 A-D0 data bit 15
|
|
AD0DT13.AD0DT13_14 14 A-D0 data bit 14
|
|
AD0DT13.AD0DT13_13 13 A-D0 data bit 13
|
|
AD0DT13.AD0DT13_12 12 A-D0 data bit 12
|
|
AD0DT13.AD0DT13_11 11 A-D0 data bit 11
|
|
AD0DT13.AD0DT13_10 10 A-D0 data bit 10
|
|
AD0DT13.AD0DT13_9 9 A-D0 data bit 9
|
|
AD0DT13.AD0DT13_8 8 A-D0 data bit 8
|
|
AD0DT13.AD0DT13_7 7 A-D0 data bit 7
|
|
AD0DT13.AD0DT13_6 6 A-D0 data bit 6
|
|
AD0DT14 0x008000AC 10-bit A-D0 Data Register 14
|
|
AD0DT14.AD0DT14_15 15 A-D0 data bit 15
|
|
AD0DT14.AD0DT14_14 14 A-D0 data bit 14
|
|
AD0DT14.AD0DT14_13 13 A-D0 data bit 13
|
|
AD0DT14.AD0DT14_12 12 A-D0 data bit 12
|
|
AD0DT14.AD0DT14_11 11 A-D0 data bit 11
|
|
AD0DT14.AD0DT14_10 10 A-D0 data bit 10
|
|
AD0DT14.AD0DT14_9 9 A-D0 data bit 9
|
|
AD0DT14.AD0DT14_8 8 A-D0 data bit 8
|
|
AD0DT14.AD0DT14_7 7 A-D0 data bit 7
|
|
AD0DT14.AD0DT14_6 6 A-D0 data bit 6
|
|
AD0DT15 0x008000AE 10-bit A-D0 Data Register 15
|
|
AD0DT15.AD0DT15_15 15 A-D0 data bit 15
|
|
AD0DT15.AD0DT15_14 14 A-D0 data bit 14
|
|
AD0DT15.AD0DT15_13 13 A-D0 data bit 13
|
|
AD0DT15.AD0DT15_12 12 A-D0 data bit 12
|
|
AD0DT15.AD0DT15_11 11 A-D0 data bit 11
|
|
AD0DT15.AD0DT15_10 10 A-D0 data bit 10
|
|
AD0DT15.AD0DT15_9 9 A-D0 data bit 9
|
|
AD0DT15.AD0DT15_8 8 A-D0 data bit 8
|
|
AD0DT15.AD0DT15_7 7 A-D0 data bit 7
|
|
AD0DT15.AD0DT15_6 6 A-D0 data bit 6
|
|
RESERVED008000B0 0x008000B0 RESERVED
|
|
RESERVED008000B1 0x008000B1 RESERVED
|
|
RESERVED008000B2 0x008000B2 RESERVED
|
|
RESERVED008000B3 0x008000B3 RESERVED
|
|
RESERVED008000B4 0x008000B4 RESERVED
|
|
RESERVED008000B5 0x008000B5 RESERVED
|
|
RESERVED008000B6 0x008000B6 RESERVED
|
|
RESERVED008000B7 0x008000B7 RESERVED
|
|
RESERVED008000B8 0x008000B8 RESERVED
|
|
RESERVED008000B9 0x008000B9 RESERVED
|
|
RESERVED008000BA 0x008000BA RESERVED
|
|
RESERVED008000BB 0x008000BB RESERVED
|
|
RESERVED008000BC 0x008000BC RESERVED
|
|
RESERVED008000BD 0x008000BD RESERVED
|
|
RESERVED008000BE 0x008000BE RESERVED
|
|
RESERVED008000BF 0x008000BF RESERVED
|
|
RESERVED008000C0 0x008000C0 RESERVED
|
|
RESERVED008000C1 0x008000C1 RESERVED
|
|
RESERVED008000C2 0x008000C2 RESERVED
|
|
RESERVED008000C3 0x008000C3 RESERVED
|
|
RESERVED008000C4 0x008000C4 RESERVED
|
|
RESERVED008000C5 0x008000C5 RESERVED
|
|
RESERVED008000C6 0x008000C6 RESERVED
|
|
RESERVED008000C7 0x008000C7 RESERVED
|
|
RESERVED008000C8 0x008000C8 RESERVED
|
|
RESERVED008000C9 0x008000C9 RESERVED
|
|
RESERVED008000CA 0x008000CA RESERVED
|
|
RESERVED008000CB 0x008000CB RESERVED
|
|
RESERVED008000CC 0x008000CC RESERVED
|
|
RESERVED008000CD 0x008000CD RESERVED
|
|
RESERVED008000CE 0x008000CE RESERVED
|
|
RESERVED008000CF 0x008000CF RESERVED
|
|
RESERVED008000D0 0x008000D0 RESERVED
|
|
AD08DT0 0x008000D1 8-bit A-D0 Data Register 0
|
|
AD08DT0.AD08DT0_15 15 8-bit A-D0 data bit 15
|
|
AD08DT0.AD08DT0_14 14 8-bit A-D0 data bit 14
|
|
AD08DT0.AD08DT0_13 13 8-bit A-D0 data bit 13
|
|
AD08DT0.AD08DT0_12 12 8-bit A-D0 data bit 12
|
|
AD08DT0.AD08DT0_11 11 8-bit A-D0 data bit 11
|
|
AD08DT0.AD08DT0_10 10 8-bit A-D0 data bit 10
|
|
AD08DT0.AD08DT0_9 9 8-bit A-D0 data bit 9
|
|
AD08DT0.AD08DT0_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000D2 0x008000D2 RESERVED
|
|
AD08DT1 0x008000D3 8-bit A-D0 Data Register 1
|
|
AD08DT1.AD08DT1_15 15 8-bit A-D0 data bit 15
|
|
AD08DT1.AD08DT1_14 14 8-bit A-D0 data bit 14
|
|
AD08DT1.AD08DT1_13 13 8-bit A-D0 data bit 13
|
|
AD08DT1.AD08DT1_12 12 8-bit A-D0 data bit 12
|
|
AD08DT1.AD08DT1_11 11 8-bit A-D0 data bit 11
|
|
AD08DT1.AD08DT1_10 10 8-bit A-D0 data bit 10
|
|
AD08DT1.AD08DT1_9 9 8-bit A-D0 data bit 9
|
|
AD08DT1.AD08DT1_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000D4 0x008000D4 RESERVED
|
|
AD08DT2 0x008000D5 8-bit A-D0 Data Register 2
|
|
AD08DT2.AD08DT2_15 15 8-bit A-D0 data bit 15
|
|
AD08DT2.AD08DT2_14 14 8-bit A-D0 data bit 14
|
|
AD08DT2.AD08DT2_13 13 8-bit A-D0 data bit 13
|
|
AD08DT2.AD08DT2_12 12 8-bit A-D0 data bit 12
|
|
AD08DT2.AD08DT2_11 11 8-bit A-D0 data bit 11
|
|
AD08DT2.AD08DT2_10 10 8-bit A-D0 data bit 10
|
|
AD08DT2.AD08DT2_9 9 8-bit A-D0 data bit 9
|
|
AD08DT2.AD08DT2_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000D6 0x008000D6 RESERVED
|
|
AD08DT3 0x008000D7 8-bit A-D0 Data Register 3
|
|
AD08DT3.AD08DT3_15 15 8-bit A-D0 data bit 15
|
|
AD08DT3.AD08DT3_14 14 8-bit A-D0 data bit 14
|
|
AD08DT3.AD08DT3_13 13 8-bit A-D0 data bit 13
|
|
AD08DT3.AD08DT3_12 12 8-bit A-D0 data bit 12
|
|
AD08DT3.AD08DT3_11 11 8-bit A-D0 data bit 11
|
|
AD08DT3.AD08DT3_10 10 8-bit A-D0 data bit 10
|
|
AD08DT3.AD08DT3_9 9 8-bit A-D0 data bit 9
|
|
AD08DT3.AD08DT3_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000D8 0x008000D8 RESERVED
|
|
AD08DT4 0x008000D9 8-bit A-D0 Data Register 4
|
|
AD08DT4.AD08DT4_15 15 8-bit A-D0 data bit 15
|
|
AD08DT4.AD08DT4_14 14 8-bit A-D0 data bit 14
|
|
AD08DT4.AD08DT4_13 13 8-bit A-D0 data bit 13
|
|
AD08DT4.AD08DT4_12 12 8-bit A-D0 data bit 12
|
|
AD08DT4.AD08DT4_11 11 8-bit A-D0 data bit 11
|
|
AD08DT4.AD08DT4_10 10 8-bit A-D0 data bit 10
|
|
AD08DT4.AD08DT4_9 9 8-bit A-D0 data bit 9
|
|
AD08DT4.AD08DT4_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000DA 0x008000DA RESERVED
|
|
AD08DT5 0x008000DB 8-bit A-D0 Data Register 5
|
|
AD08DT5.AD08DT5_15 15 8-bit A-D0 data bit 15
|
|
AD08DT5.AD08DT5_14 14 8-bit A-D0 data bit 14
|
|
AD08DT5.AD08DT5_13 13 8-bit A-D0 data bit 13
|
|
AD08DT5.AD08DT5_12 12 8-bit A-D0 data bit 12
|
|
AD08DT5.AD08DT5_11 11 8-bit A-D0 data bit 11
|
|
AD08DT5.AD08DT5_10 10 8-bit A-D0 data bit 10
|
|
AD08DT5.AD08DT5_9 9 8-bit A-D0 data bit 9
|
|
AD08DT5.AD08DT5_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000DC 0x008000DC RESERVED
|
|
AD08DT6 0x008000DD 8-bit A-D0 Data Register 6
|
|
AD08DT6.AD08DT6_15 15 8-bit A-D0 data bit 15
|
|
AD08DT6.AD08DT6_14 14 8-bit A-D0 data bit 14
|
|
AD08DT6.AD08DT6_13 13 8-bit A-D0 data bit 13
|
|
AD08DT6.AD08DT6_12 12 8-bit A-D0 data bit 12
|
|
AD08DT6.AD08DT6_11 11 8-bit A-D0 data bit 11
|
|
AD08DT6.AD08DT6_10 10 8-bit A-D0 data bit 10
|
|
AD08DT6.AD08DT6_9 9 8-bit A-D0 data bit 9
|
|
AD08DT6.AD08DT6_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000DE 0x008000DE RESERVED
|
|
AD08DT7 0x008000DF 8-bit A-D0 Data Register 7
|
|
AD08DT7.AD08DT7_15 15 8-bit A-D0 data bit 15
|
|
AD08DT7.AD08DT7_14 14 8-bit A-D0 data bit 14
|
|
AD08DT7.AD08DT7_13 13 8-bit A-D0 data bit 13
|
|
AD08DT7.AD08DT7_12 12 8-bit A-D0 data bit 12
|
|
AD08DT7.AD08DT7_11 11 8-bit A-D0 data bit 11
|
|
AD08DT7.AD08DT7_10 10 8-bit A-D0 data bit 10
|
|
AD08DT7.AD08DT7_9 9 8-bit A-D0 data bit 9
|
|
AD08DT7.AD08DT7_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000E0 0x008000E0 RESERVED
|
|
AD08DT8 0x008000E1 8-bit A-D0 Data Register 8
|
|
AD08DT8.AD08DT8_15 15 8-bit A-D0 data bit 15
|
|
AD08DT8.AD08DT8_14 14 8-bit A-D0 data bit 14
|
|
AD08DT8.AD08DT8_13 13 8-bit A-D0 data bit 13
|
|
AD08DT8.AD08DT8_12 12 8-bit A-D0 data bit 12
|
|
AD08DT8.AD08DT8_11 11 8-bit A-D0 data bit 11
|
|
AD08DT8.AD08DT8_10 10 8-bit A-D0 data bit 10
|
|
AD08DT8.AD08DT8_9 9 8-bit A-D0 data bit 9
|
|
AD08DT8.AD08DT8_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000E2 0x008000E2 RESERVED
|
|
AD08DT9 0x008000E3 8-bit A-D0 Data Register 9
|
|
AD08DT9.AD08DT9_15 15 8-bit A-D0 data bit 15
|
|
AD08DT9.AD08DT9_14 14 8-bit A-D0 data bit 14
|
|
AD08DT9.AD08DT9_13 13 8-bit A-D0 data bit 13
|
|
AD08DT9.AD08DT9_12 12 8-bit A-D0 data bit 12
|
|
AD08DT9.AD08DT9_11 11 8-bit A-D0 data bit 11
|
|
AD08DT9.AD08DT9_10 10 8-bit A-D0 data bit 10
|
|
AD08DT9.AD08DT9_9 9 8-bit A-D0 data bit 9
|
|
AD08DT9.AD08DT9_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000E4 0x008000E4 RESERVED
|
|
AD08DT10 0x008000E5 8-bit A-D0 Data Register 10
|
|
AD08DT10.AD08DT10_15 15 8-bit A-D0 data bit 15
|
|
AD08DT10.AD08DT10_14 14 8-bit A-D0 data bit 14
|
|
AD08DT10.AD08DT10_13 13 8-bit A-D0 data bit 13
|
|
AD08DT10.AD08DT10_12 12 8-bit A-D0 data bit 12
|
|
AD08DT10.AD08DT10_11 11 8-bit A-D0 data bit 11
|
|
AD08DT10.AD08DT10_10 10 8-bit A-D0 data bit 10
|
|
AD08DT10.AD08DT10_9 9 8-bit A-D0 data bit 9
|
|
AD08DT10.AD08DT10_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000E6 0x008000E6 RESERVED
|
|
AD08DT11 0x008000E7 8-bit A-D0 Data Register 11
|
|
AD08DT11.AD08DT11_15 15 8-bit A-D0 data bit 15
|
|
AD08DT11.AD08DT11_14 14 8-bit A-D0 data bit 14
|
|
AD08DT11.AD08DT11_13 13 8-bit A-D0 data bit 13
|
|
AD08DT11.AD08DT11_12 12 8-bit A-D0 data bit 12
|
|
AD08DT11.AD08DT11_11 11 8-bit A-D0 data bit 11
|
|
AD08DT11.AD08DT11_10 10 8-bit A-D0 data bit 10
|
|
AD08DT11.AD08DT11_9 9 8-bit A-D0 data bit 9
|
|
AD08DT11.AD08DT11_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000E8 0x008000E8 RESERVED
|
|
AD08DT12 0x008000E9 8-bit A-D0 Data Register 12
|
|
AD08DT12.AD08DT12_15 15 8-bit A-D0 data bit 15
|
|
AD08DT12.AD08DT12_14 14 8-bit A-D0 data bit 14
|
|
AD08DT12.AD08DT12_13 13 8-bit A-D0 data bit 13
|
|
AD08DT12.AD08DT12_12 12 8-bit A-D0 data bit 12
|
|
AD08DT12.AD08DT12_11 11 8-bit A-D0 data bit 11
|
|
AD08DT12.AD08DT12_10 10 8-bit A-D0 data bit 10
|
|
AD08DT12.AD08DT12_9 9 8-bit A-D0 data bit 9
|
|
AD08DT12.AD08DT12_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000EA 0x008000EA RESERVED
|
|
AD08DT13 0x008000EB 8-bit A-D0 Data Register 13
|
|
AD08DT13.AD08DT13_15 15 8-bit A-D0 data bit 15
|
|
AD08DT13.AD08DT13_14 14 8-bit A-D0 data bit 14
|
|
AD08DT13.AD08DT13_13 13 8-bit A-D0 data bit 13
|
|
AD08DT13.AD08DT13_12 12 8-bit A-D0 data bit 12
|
|
AD08DT13.AD08DT13_11 11 8-bit A-D0 data bit 11
|
|
AD08DT13.AD08DT13_10 10 8-bit A-D0 data bit 10
|
|
AD08DT13.AD08DT13_9 9 8-bit A-D0 data bit 9
|
|
AD08DT13.AD08DT13_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000EC 0x008000EC RESERVED
|
|
AD08DT14 0x008000ED 8-bit A-D0 Data Register 14
|
|
AD08DT14.AD08DT14_15 15 8-bit A-D0 data bit 15
|
|
AD08DT14.AD08DT14_14 14 8-bit A-D0 data bit 14
|
|
AD08DT14.AD08DT14_13 13 8-bit A-D0 data bit 13
|
|
AD08DT14.AD08DT14_12 12 8-bit A-D0 data bit 12
|
|
AD08DT14.AD08DT14_11 11 8-bit A-D0 data bit 11
|
|
AD08DT14.AD08DT14_10 10 8-bit A-D0 data bit 10
|
|
AD08DT14.AD08DT14_9 9 8-bit A-D0 data bit 9
|
|
AD08DT14.AD08DT14_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000EE 0x008000EE RESERVED
|
|
AD08DT15 0x008000EF 8-bit A-D0 Data Register 15
|
|
AD08DT15.AD08DT15_15 15 8-bit A-D0 data bit 15
|
|
AD08DT15.AD08DT15_14 14 8-bit A-D0 data bit 14
|
|
AD08DT15.AD08DT15_13 13 8-bit A-D0 data bit 13
|
|
AD08DT15.AD08DT15_12 12 8-bit A-D0 data bit 12
|
|
AD08DT15.AD08DT15_11 11 8-bit A-D0 data bit 11
|
|
AD08DT15.AD08DT15_10 10 8-bit A-D0 data bit 10
|
|
AD08DT15.AD08DT15_9 9 8-bit A-D0 data bit 9
|
|
AD08DT15.AD08DT15_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000F0 0x008000F0 RESERVED
|
|
RESERVED008000F1 0x008000F1 RESERVED
|
|
RESERVED008000F2 0x008000F2 RESERVED
|
|
RESERVED008000F3 0x008000F3 RESERVED
|
|
RESERVED008000F4 0x008000F4 RESERVED
|
|
RESERVED008000F5 0x008000F5 RESERVED
|
|
RESERVED008000F6 0x008000F6 RESERVED
|
|
RESERVED008000F7 0x008000F7 RESERVED
|
|
RESERVED008000F8 0x008000F8 RESERVED
|
|
RESERVED008000F9 0x008000F9 RESERVED
|
|
RESERVED008000FA 0x008000FA RESERVED
|
|
RESERVED008000FB 0x008000FB RESERVED
|
|
RESERVED008000FC 0x008000FC RESERVED
|
|
RESERVED008000FD 0x008000FD RESERVED
|
|
RESERVED008000FE 0x008000FE RESERVED
|
|
RESERVED008000FF 0x008000FF RESERVED
|
|
SI23STAT 0x00800100 SIO23 Interrupt Status Register
|
|
SI23STAT.IRQR3 7 SIO3 receive interrupt request status bit
|
|
SI23STAT.IRQT3 6 SIO3 transmit-finished interrupt request status bit
|
|
SI23STAT.IRQR2 5 SIO2 receive interrupt request status bit
|
|
SI23STAT.IRQT2 4 SIO2 transmit-finished interrupt request status bit
|
|
SI03MASK 0x00800101 SIO03 Interrupt Mask Register
|
|
SI03MASK.R3MASK 15 SIO3 receive interrupt mask bit
|
|
SI03MASK.T3MASK 14 SIO3 transmit interrupt mask bit
|
|
SI03MASK.R2MASK 13 SIO2 receive interrupt mask bit
|
|
SI03MASK.T2MASK 12 SIO2 transmit interrupt mask bit
|
|
SI03MASK.R1MASK 11 SIO1 receive interrupt mask bit
|
|
SI03MASK.T1MASK 10 SIO1 transmit interrupt mask bit
|
|
SI03MASK.R0MASK 9 SIO0 receive interrupt mask bit
|
|
SI03MASK.T0MASK 8 SIO0 transmit interrupt mask bit
|
|
SI03SEL 0x00800102 SIO03 Receive Interrupt Cause Select Register
|
|
SI03SEL.ISR3 7 SIO3 receive interrupt cause select bit
|
|
SI03SEL.ISR2 6 SIO2 receive interrupt cause select bit
|
|
SI03SEL.ISR1 5 SIO1 receive interrupt cause select bit
|
|
SI03SEL.ISR0 4 SIO0 receive interrupt cause select bit
|
|
RESERVED00800103 0x00800103 RESERVED
|
|
RESERVED00800104 0x00800104 RESERVED
|
|
RESERVED00800105 0x00800105 RESERVED
|
|
RESERVED00800106 0x00800106 RESERVED
|
|
RESERVED00800107 0x00800107 RESERVED
|
|
RESERVED00800108 0x00800108 RESERVED
|
|
RESERVED00800109 0x00800109 RESERVED
|
|
RESERVED0080010A 0x0080010A RESERVED
|
|
RESERVED0080010B 0x0080010B RESERVED
|
|
RESERVED0080010C 0x0080010C RESERVED
|
|
RESERVED0080010D 0x0080010D RESERVED
|
|
RESERVED0080010E 0x0080010E RESERVED
|
|
RESERVED0080010F 0x0080010F RESERVED
|
|
S0TCNT 0x00800110 SIO0 Transmit Control Register
|
|
S0TCNT.TEN 7 Transmit enable bit
|
|
S0TCNT.TBE 6 Transmit buffer empty bit
|
|
S0TCNT.TSTAT 5 Transmit status bit
|
|
S0TCNT.CDIV_3 3 BRG count source select bit
|
|
S0TCNT.CDIV_2 2 BRG count source select bit
|
|
S0MOD 0x00800111 SIO0 Transmit/Receive Mode Register
|
|
S0MOD.SEN 15 Sleep select bit, UART mode only
|
|
S0MOD.PEN 14 Parity enable bit, UART mode only
|
|
S0MOD.PSEL 13 Parity odd/even select bit, UART mode only
|
|
S0MOD.STB 12 Stop bit length select bit, UART mode only
|
|
S0MOD.CKS 11 Internal/external clock select bit
|
|
S0MOD.SMOD_10 10 Serial I/O mode select bit
|
|
S0MOD.SMOD_9 9 Serial I/O mode select bit
|
|
S0MOD.SMOD_8 8 Serial I/O mode select bit
|
|
S0TXB 0x00800112 SIO0 Transmit Buffer Register
|
|
S0TXB.TDATA_15 15 Transmit data bit 15
|
|
S0TXB.TDATA_14 14 Transmit data bit 14
|
|
S0TXB.TDATA_13 13 Transmit data bit 13
|
|
S0TXB.TDATA_12 12 Transmit data bit 12
|
|
S0TXB.TDATA_11 11 Transmit data bit 11
|
|
S0TXB.TDATA_10 10 Transmit data bit 10
|
|
S0TXB.TDATA_9 9 Transmit data bit 9
|
|
S0TXB.TDATA_8 8 Transmit data bit 8
|
|
S0TXB.TDATA_7 7 Transmit data bit 7
|
|
S0RXB 0x00800114 SIO0 Receive Buffer Register
|
|
S0RXB.RDATA_15 15 Receive data bit 15
|
|
S0RXB.RDATA_14 14 Receive data bit 14
|
|
S0RXB.RDATA_13 13 Receive data bit 13
|
|
S0RXB.RDATA_12 12 Receive data bit 12
|
|
S0RXB.RDATA_11 11 Receive data bit 11
|
|
S0RXB.RDATA_10 10 Receive data bit 10
|
|
S0RXB.RDATA_9 9 Receive data bit 9
|
|
S0RXB.RDATA_8 8 Receive data bit 8
|
|
S0RXB.RDATA_7 7 Receive data bit 7
|
|
S0RCNT 0x00800116 SIO0 Receive Control Register
|
|
S0RCNT.ERS 7 Error sum bit
|
|
S0RCNT.FLM 6 Framing error bit, UART mode only
|
|
S0RCNT.PTY 5 Parity error bit, UART mode only
|
|
S0RCNT.OVR 4 Overrun error bit
|
|
S0RCNT.REN 3 Receive enable bit
|
|
S0RCNT.RFIN 2 Receive completed bit
|
|
S0RCNT.RSTAT 1 Receive status bit
|
|
S0BAUR 0x00800117 SIO0 Baud Rate Register
|
|
S0BAUR.BRG_15 15 Baud rate divide value bit 15
|
|
S0BAUR.BRG_14 14 Baud rate divide value bit 14
|
|
S0BAUR.BRG_13 13 Baud rate divide value bit 13
|
|
S0BAUR.BRG_12 12 Baud rate divide value bit 12
|
|
S0BAUR.BRG_11 11 Baud rate divide value bit 11
|
|
S0BAUR.BRG_10 10 Baud rate divide value bit 10
|
|
S0BAUR.BRG_9 9 Baud rate divide value bit 9
|
|
S0BAUR.BRG_8 8 Baud rate divide value bit 8
|
|
RESERVED00800118 0x00800118 RESERVED
|
|
RESERVED00800119 0x00800119 RESERVED
|
|
RESERVED0080011A 0x0080011A RESERVED
|
|
RESERVED0080011B 0x0080011B RESERVED
|
|
RESERVED0080011C 0x0080011C RESERVED
|
|
RESERVED0080011D 0x0080011D RESERVED
|
|
RESERVED0080011E 0x0080011E RESERVED
|
|
RESERVED0080011F 0x0080011F RESERVED
|
|
S1TCNT 0x00800120 SIO1 Transmit Control Register
|
|
S1TCNT.TEN 7 Transmit enable bit
|
|
S1TCNT.TBE 6 Transmit buffer empty bit
|
|
S1TCNT.TSTAT 5 Transmit status bit
|
|
S1TCNT.CDIV_3 3 BRG count source select bit
|
|
S1TCNT.CDIV_2 2 BRG count source select bit
|
|
S1MOD 0x00800121 SIO0 Transmit/Receive Mode Register
|
|
S1MOD.SEN 15 Sleep select bit, UART mode only
|
|
S1MOD.PEN 14 Parity enable bit, UART mode only
|
|
S1MOD.PSEL 13 Parity odd/even select bit, UART mode only
|
|
S1MOD.STB 12 Stop bit length select bit, UART mode only
|
|
S1MOD.CKS 11 Internal/external clock select bit
|
|
S1MOD.SMOD_10 10 Serial I/O mode select bit
|
|
S1MOD.SMOD_9 9 Serial I/O mode select bit
|
|
S1MOD.SMOD_8 8 Serial I/O mode select bit
|
|
S1TXB 0x00800122 SIO1 Transmit Buffer Register
|
|
S1TXB.TDATA_15 15 Transmit data bit 15
|
|
S1TXB.TDATA_14 14 Transmit data bit 14
|
|
S1TXB.TDATA_13 13 Transmit data bit 13
|
|
S1TXB.TDATA_12 12 Transmit data bit 12
|
|
S1TXB.TDATA_11 11 Transmit data bit 11
|
|
S1TXB.TDATA_10 10 Transmit data bit 10
|
|
S1TXB.TDATA_9 9 Transmit data bit 9
|
|
S1TXB.TDATA_8 8 Transmit data bit 8
|
|
S1TXB.TDATA_7 7 Transmit data bit 7
|
|
S1RXB 0x00800124 SIO1 Receive Buffer Register
|
|
S1RXB.RDATA_15 15 Receive data bit 15
|
|
S1RXB.RDATA_14 14 Receive data bit 14
|
|
S1RXB.RDATA_13 13 Receive data bit 13
|
|
S1RXB.RDATA_12 12 Receive data bit 12
|
|
S1RXB.RDATA_11 11 Receive data bit 11
|
|
S1RXB.RDATA_10 10 Receive data bit 10
|
|
S1RXB.RDATA_9 9 Receive data bit 9
|
|
S1RXB.RDATA_8 8 Receive data bit 8
|
|
S1RXB.RDATA_7 7 Receive data bit 7
|
|
S1RCNT 0x00800126 SIO1 Receive Control Register
|
|
S1RCNT.ERS 7 Error sum bit
|
|
S1RCNT.FLM 6 Framing error bit, UART mode only
|
|
S1RCNT.PTY 5 Parity error bit, UART mode only
|
|
S1RCNT.OVR 4 Overrun error bit
|
|
S1RCNT.REN 3 Receive enable bit
|
|
S1RCNT.RFIN 2 Receive completed bit
|
|
S1RCNT.RSTAT 1 Receive status bit
|
|
S1BAUR 0x00800127 SIO1 Baud Rate Register
|
|
S1BAUR.BRG_15 15 Baud rate divide value bit 15
|
|
S1BAUR.BRG_14 14 Baud rate divide value bit 14
|
|
S1BAUR.BRG_13 13 Baud rate divide value bit 13
|
|
S1BAUR.BRG_12 12 Baud rate divide value bit 12
|
|
S1BAUR.BRG_11 11 Baud rate divide value bit 11
|
|
S1BAUR.BRG_10 10 Baud rate divide value bit 10
|
|
S1BAUR.BRG_9 9 Baud rate divide value bit 9
|
|
S1BAUR.BRG_8 8 Baud rate divide value bit 8
|
|
RESERVED00800128 0x00800128 RESERVED
|
|
RESERVED00800129 0x00800129 RESERVED
|
|
RESERVED0080012A 0x0080012A RESERVED
|
|
RESERVED0080012B 0x0080012B RESERVED
|
|
RESERVED0080012C 0x0080012C RESERVED
|
|
RESERVED0080012D 0x0080012D RESERVED
|
|
RESERVED0080012E 0x0080012E RESERVED
|
|
RESERVED0080012F 0x0080012F RESERVED
|
|
S2TCNT 0x00800130 SIO2 Transmit Control Register
|
|
S2TCNT.TEN 7 Transmit enable bit
|
|
S2TCNT.TBE 6 Transmit buffer empty bit
|
|
S2TCNT.TSTAT 5 Transmit status bit
|
|
S2TCNT.CDIV_3 3 BRG count source select bit
|
|
S2TCNT.CDIV_2 2 BRG count source select bit
|
|
S2MOD 0x00800131 SIO2 Transmit/Receive Mode Register
|
|
S2MOD.SEN 15 Sleep select bit, UART mode only
|
|
S2MOD.PEN 14 Parity enable bit, UART mode only
|
|
S2MOD.PSEL 13 Parity odd/even select bit, UART mode only
|
|
S2MOD.STB 12 Stop bit length select bit, UART mode only
|
|
S2MOD.CKS 11 Internal/external clock select bit
|
|
S2MOD.SMOD_10 10 Serial I/O mode select bit
|
|
S2MOD.SMOD_9 9 Serial I/O mode select bit
|
|
S2MOD.SMOD_8 8 Serial I/O mode select bit
|
|
S2TXB 0x00800132 SIO2 Transmit Buffer Register
|
|
S2TXB.TDATA_15 15 Transmit data bit 15
|
|
S2TXB.TDATA_14 14 Transmit data bit 14
|
|
S2TXB.TDATA_13 13 Transmit data bit 13
|
|
S2TXB.TDATA_12 12 Transmit data bit 12
|
|
S2TXB.TDATA_11 11 Transmit data bit 11
|
|
S2TXB.TDATA_10 10 Transmit data bit 10
|
|
S2TXB.TDATA_9 9 Transmit data bit 9
|
|
S2TXB.TDATA_8 8 Transmit data bit 8
|
|
S2TXB.TDATA_7 7 Transmit data bit 7
|
|
S2RXB 0x00800134 SIO2 Receive Buffer Register
|
|
S2RXB.RDATA_15 15 Receive data bit 15
|
|
S2RXB.RDATA_14 14 Receive data bit 14
|
|
S2RXB.RDATA_13 13 Receive data bit 13
|
|
S2RXB.RDATA_12 12 Receive data bit 12
|
|
S2RXB.RDATA_11 11 Receive data bit 11
|
|
S2RXB.RDATA_10 10 Receive data bit 10
|
|
S2RXB.RDATA_9 9 Receive data bit 9
|
|
S2RXB.RDATA_8 8 Receive data bit 8
|
|
S2RXB.RDATA_7 7 Receive data bit 7
|
|
S2RCNT 0x00800136 SIO2 Receive Control Register
|
|
S2RCNT.ERS 7 Error sum bit
|
|
S2RCNT.FLM 6 Framing error bit, UART mode only
|
|
S2RCNT.PTY 5 Parity error bit, UART mode only
|
|
S2RCNT.OVR 4 Overrun error bit
|
|
S2RCNT.REN 3 Receive enable bit
|
|
S2RCNT.RFIN 2 Receive completed bit
|
|
S2RCNT.RSTAT 1 Receive status bit
|
|
S2BAUR 0x00800137 SIO2 Baud Rate Register
|
|
S2BAUR.BRG_15 15 Baud rate divide value bit 15
|
|
S2BAUR.BRG_14 14 Baud rate divide value bit 14
|
|
S2BAUR.BRG_13 13 Baud rate divide value bit 13
|
|
S2BAUR.BRG_12 12 Baud rate divide value bit 12
|
|
S2BAUR.BRG_11 11 Baud rate divide value bit 11
|
|
S2BAUR.BRG_10 10 Baud rate divide value bit 10
|
|
S2BAUR.BRG_9 9 Baud rate divide value bit 9
|
|
S2BAUR.BRG_8 8 Baud rate divide value bit 8
|
|
RESERVED00800138 0x00800138 RESERVED
|
|
RESERVED00800139 0x00800139 RESERVED
|
|
RESERVED0080013A 0x0080013A RESERVED
|
|
RESERVED0080013B 0x0080013B RESERVED
|
|
RESERVED0080013C 0x0080013C RESERVED
|
|
RESERVED0080013D 0x0080013D RESERVED
|
|
RESERVED0080013E 0x0080013E RESERVED
|
|
RESERVED0080013F 0x0080013F RESERVED
|
|
S3TCNT 0x00800140 SIO3 Transmit Control Register
|
|
S3TCNT.TEN 7 Transmit enable bit
|
|
S3TCNT.TBE 6 Transmit buffer empty bit
|
|
S3TCNT.TSTAT 5 Transmit status bit
|
|
S3TCNT.CDIV_3 3 BRG count source select bit
|
|
S3TCNT.CDIV_2 2 BRG count source select bit
|
|
S3MOD 0x00800141 SIO3 Transmit/Receive Mode Register
|
|
S3MOD.SEN 15 Sleep select bit, UART mode only
|
|
S3MOD.PEN 14 Parity enable bit, UART mode only
|
|
S3MOD.PSEL 13 Parity odd/even select bit, UART mode only
|
|
S3MOD.STB 12 Stop bit length select bit, UART mode only
|
|
S3MOD.CKS 11 Internal/external clock select bit
|
|
S3MOD.SMOD_10 10 Serial I/O mode select bit
|
|
S3MOD.SMOD_9 9 Serial I/O mode select bit
|
|
S3MOD.SMOD_8 8 Serial I/O mode select bit
|
|
S3TXB 0x00800142 SIO3 Transmit Buffer Register
|
|
S3TXB.TDATA_15 15 Transmit data bit 15
|
|
S3TXB.TDATA_14 14 Transmit data bit 14
|
|
S3TXB.TDATA_13 13 Transmit data bit 13
|
|
S3TXB.TDATA_12 12 Transmit data bit 12
|
|
S3TXB.TDATA_11 11 Transmit data bit 11
|
|
S3TXB.TDATA_10 10 Transmit data bit 10
|
|
S3TXB.TDATA_9 9 Transmit data bit 9
|
|
S3TXB.TDATA_8 8 Transmit data bit 8
|
|
S3TXB.TDATA_7 7 Transmit data bit 7
|
|
S3RXB 0x00800144 SIO3 Receive Buffer Register
|
|
S3RXB.RDATA_15 15 Receive data bit 15
|
|
S3RXB.RDATA_14 14 Receive data bit 14
|
|
S3RXB.RDATA_13 13 Receive data bit 13
|
|
S3RXB.RDATA_12 12 Receive data bit 12
|
|
S3RXB.RDATA_11 11 Receive data bit 11
|
|
S3RXB.RDATA_10 10 Receive data bit 10
|
|
S3RXB.RDATA_9 9 Receive data bit 9
|
|
S3RXB.RDATA_8 8 Receive data bit 8
|
|
S3RXB.RDATA_7 7 Receive data bit 7
|
|
S3RCNT 0x00800146 SIO3 Receive Control Register
|
|
S3RCNT.ERS 7 Error sum bit
|
|
S3RCNT.FLM 6 Framing error bit, UART mode only
|
|
S3RCNT.PTY 5 Parity error bit, UART mode only
|
|
S3RCNT.OVR 4 Overrun error bit
|
|
S3RCNT.REN 3 Receive enable bit
|
|
S3RCNT.RFIN 2 Receive completed bit
|
|
S3RCNT.RSTAT 1 Receive status bit
|
|
S3BAUR 0x00800147 SIO3 Baud Rate Register
|
|
S3BAUR.BRG_15 15 Baud rate divide value bit 15
|
|
S3BAUR.BRG_14 14 Baud rate divide value bit 14
|
|
S3BAUR.BRG_13 13 Baud rate divide value bit 13
|
|
S3BAUR.BRG_12 12 Baud rate divide value bit 12
|
|
S3BAUR.BRG_11 11 Baud rate divide value bit 11
|
|
S3BAUR.BRG_10 10 Baud rate divide value bit 10
|
|
S3BAUR.BRG_9 9 Baud rate divide value bit 9
|
|
S3BAUR.BRG_8 8 Baud rate divide value bit 8
|
|
RESERVED00800148 0x00800148 RESERVED
|
|
RESERVED00800149 0x00800149 RESERVED
|
|
RESERVED0080014A 0x0080014A RESERVED
|
|
RESERVED0080014B 0x0080014B RESERVED
|
|
RESERVED0080014C 0x0080014C RESERVED
|
|
RESERVED0080014D 0x0080014D RESERVED
|
|
RESERVED0080014E 0x0080014E RESERVED
|
|
RESERVED0080014F 0x0080014F RESERVED
|
|
RESERVED00800150 0x00800150 RESERVED
|
|
RESERVED00800151 0x00800151 RESERVED
|
|
RESERVED00800152 0x00800152 RESERVED
|
|
RESERVED00800153 0x00800153 RESERVED
|
|
RESERVED00800154 0x00800154 RESERVED
|
|
RESERVED00800155 0x00800155 RESERVED
|
|
RESERVED00800156 0x00800156 RESERVED
|
|
RESERVED00800157 0x00800157 RESERVED
|
|
RESERVED00800158 0x00800158 RESERVED
|
|
RESERVED00800159 0x00800159 RESERVED
|
|
RESERVED0080015A 0x0080015A RESERVED
|
|
RESERVED0080015B 0x0080015B RESERVED
|
|
RESERVED0080015C 0x0080015C RESERVED
|
|
RESERVED0080015D 0x0080015D RESERVED
|
|
RESERVED0080015E 0x0080015E RESERVED
|
|
RESERVED0080015F 0x0080015F RESERVED
|
|
RESERVED00800160 0x00800160 RESERVED
|
|
RESERVED00800161 0x00800161 RESERVED
|
|
RESERVED00800162 0x00800162 RESERVED
|
|
RESERVED00800163 0x00800163 RESERVED
|
|
RESERVED00800164 0x00800164 RESERVED
|
|
RESERVED00800165 0x00800165 RESERVED
|
|
RESERVED00800166 0x00800166 RESERVED
|
|
RESERVED00800167 0x00800167 RESERVED
|
|
RESERVED00800168 0x00800168 RESERVED
|
|
RESERVED00800169 0x00800169 RESERVED
|
|
RESERVED0080016A 0x0080016A RESERVED
|
|
RESERVED0080016B 0x0080016B RESERVED
|
|
RESERVED0080016C 0x0080016C RESERVED
|
|
RESERVED0080016D 0x0080016D RESERVED
|
|
RESERVED0080016E 0x0080016E RESERVED
|
|
RESERVED0080016F 0x0080016F RESERVED
|
|
RESERVED00800170 0x00800170 RESERVED
|
|
RESERVED00800171 0x00800171 RESERVED
|
|
RESERVED00800172 0x00800172 RESERVED
|
|
RESERVED00800173 0x00800173 RESERVED
|
|
RESERVED00800174 0x00800174 RESERVED
|
|
RESERVED00800175 0x00800175 RESERVED
|
|
RESERVED00800176 0x00800176 RESERVED
|
|
RESERVED00800177 0x00800177 RESERVED
|
|
RESERVED00800178 0x00800178 RESERVED
|
|
RESERVED00800179 0x00800179 RESERVED
|
|
RESERVED0080017A 0x0080017A RESERVED
|
|
RESERVED0080017B 0x0080017B RESERVED
|
|
RESERVED0080017C 0x0080017C RESERVED
|
|
RESERVED0080017D 0x0080017D RESERVED
|
|
RESERVED0080017E 0x0080017E RESERVED
|
|
RESERVED0080017F 0x0080017F RESERVED
|
|
WTCCR 0x00800180 Wait Cycles Control Register
|
|
WTCCR.CS1WTC_7 7 CS1 wait cycles control
|
|
WTCCR.CS1WTC_6 6 CS1 wait cycles control
|
|
WTCCR.CS0WTC_3 3 CS0 wait cycles control
|
|
WTCCR.CS0WTC_2 2 CS0 wait cycles control
|
|
CKIEBCR 0x00800201 Clock Bus & Input Event Bus Control Register
|
|
CKIEBCR.CKB2S 15 Clock Bus 2 input selection
|
|
CKIEBCR.IEB0S 13 input event bus 0 input selection
|
|
CKIEBCR.IEB1S 12 input event bus 1 input selection
|
|
CKIEBCR.IEB2S_11 11 input event bus 2 input selection
|
|
CKIEBCR.IEB2S_10 10 input event bus 2 input selection
|
|
CKIEBCR.IEB3S_9 9 input event bus 3 input selection
|
|
CKIEBCR.IEB3S_8 8 input event bus 3 input selection
|
|
PRS0 0x00800202 Prescaler Register 0
|
|
PRS0.PRS0_7 7
|
|
PRS0.PRS0_6 6
|
|
PRS0.PRS0_5 5
|
|
PRS0.PRS0_4 4
|
|
PRS0.PRS0_3 3
|
|
PRS0.PRS0_2 2
|
|
PRS0.PRS0_1 1
|
|
PRS0.PRS0_0 0
|
|
PRS1 0x00800203 Prescaler Register 1
|
|
PRS1.PRS1_7 15
|
|
PRS1.PRS1_6 14
|
|
PRS1.PRS1_5 13
|
|
PRS1.PRS1_4 12
|
|
PRS1.PRS1_3 11
|
|
PRS1.PRS1_2 10
|
|
PRS1.PRS1_1 9
|
|
PRS1.PRS1_0 8
|
|
PRS2 0x00800204 Prescaler Register 2
|
|
PRS2.PRS2_7 7
|
|
PRS2.PRS2_6 6
|
|
PRS2.PRS2_5 5
|
|
PRS2.PRS2_4 4
|
|
PRS2.PRS2_3 3
|
|
PRS2.PRS2_2 2
|
|
PRS2.PRS2_1 1
|
|
PRS2.PRS2_0 0
|
|
OEBCR 0x00800205 Output Event Bus Control Register
|
|
OEBCR.OEB0S 15 output event bus 0 input selection
|
|
OEBCR.OEB1S 13 output event bus 1 input selection
|
|
OEBCR.OEB2S 11 output event bus 2 input selection
|
|
OEBCR.OEB3S_9 9 output event bus 3 input selection
|
|
OEBCR.OEB3S_8 8 output event bus 3 input selection
|
|
RESERVED00800206 0x00800206 RESERVED
|
|
RESERVED00800207 0x00800207 RESERVED
|
|
RESERVED00800208 0x00800208 RESERVED
|
|
RESERVED00800209 0x00800209 RESERVED
|
|
RESERVED0080020A 0x0080020A RESERVED
|
|
RESERVED0080020B 0x0080020B RESERVED
|
|
RESERVED0080020C 0x0080020C RESERVED
|
|
RESERVED0080020D 0x0080020D RESERVED
|
|
RESERVED0080020E 0x0080020E RESERVED
|
|
RESERVED0080020F 0x0080020F RESERVED
|
|
TCLKCR 0x00800210 TCLK Input Processing Control Register
|
|
TCLKCR.TCLK0S_15 15 TCLK0 input processing selection
|
|
TCLKCR.TCLK0S_14 14 TCLK0 input processing selection
|
|
TCLKCR.TCLK1S_11 11 TCLK1 input processing selection
|
|
TCLKCR.TCLK1S_10 10 TCLK1 input processing selection
|
|
TCLKCR.TCLK1S_9 9 TCLK1 input processing selection
|
|
TCLKCR.TCLK2S_7 7 TCLK2 input processing selection
|
|
TCLKCR.TCLK2S_6 6 TCLK2 input processing selection
|
|
TCLKCR.TCLK2S_5 5 TCLK2 input processing selection
|
|
TCLKCR.TCLK3S_3 3 TCLK3 input processing selection
|
|
TCLKCR.TCLK3S_2 2 TCLK3 input processing selection
|
|
TINCR0 0x00800212 TIN Input Processing Control Register 0
|
|
TINCR0.TIN0S_15 15 TIN0 input processing selection
|
|
TINCR0.TIN0S_14 14 TIN0 input processing selection
|
|
TINCR0.TIN1S_13 13 TIN1 input processing selection
|
|
TINCR0.TIN1S_12 12 TIN1 input processing selection
|
|
TINCR0.TIN2S_11 11 TIN2 input processing selection
|
|
TINCR0.TIN2S_10 10 TIN2 input processing selection
|
|
TINCR0.TIN3S_7 7 TIN3 input processing selection
|
|
TINCR0.TIN3S_6 6 TIN3 input processing selection
|
|
TINCR0.TIN3S_5 5 TIN3 input processing selection
|
|
TINCR0.TIN4S_3 3 TIN4 input processing selection
|
|
TINCR0.TIN4S_2 2 TIN4 input processing selection
|
|
TINCR0.TIN4S_1 1 TIN4 input processing selection
|
|
TINCR1 0x00800214 TIN Input Processing Control Register 1
|
|
TINCR1.TIN5S_15 15 TIN5 input processing selection
|
|
TINCR1.TIN5S_14 14 TIN5 input processing selection
|
|
TINCR1.TIN5S_13 13 TIN5 input processing selection
|
|
TINCR1.TIN6S_11 11 TIN6 input processing selection
|
|
TINCR1.TIN6S_10 10 TIN6 input processing selection
|
|
TINCR1.TIN6S_9 9 TIN6 input processing selection
|
|
TINCR1.TIN7S_7 7 TIN7 input processing selection
|
|
TINCR1.TIN7S_6 6 TIN7 input processing selection
|
|
TINCR1.TIN7S_5 5 TIN7 input processing selection
|
|
TINCR1.TIN8S_3 3 TIN8 input processing selection
|
|
TINCR1.TIN8S_2 2 TIN8 input processing selection
|
|
TINCR1.TIN8S_1 1 TIN8 input processing selection
|
|
TINCR2 0x00800216 TIN Input Processing Control Register 2
|
|
TINCR2.TIN9S_15 15 TIN9 input processing selection
|
|
TINCR2.TIN9S_14 14 TIN9 input processing selection
|
|
TINCR2.TIN9S_13 13 TIN9 input processing selection
|
|
TINCR2.TIN10S_11 11 TIN10 input processing selection
|
|
TINCR2.TIN10S_10 10 TIN10 input processing selection
|
|
TINCR2.TIN10S_9 9 TIN10 input processing selection
|
|
TINCR2.TIN11S_7 7 TIN11 input processing selection
|
|
TINCR2.TIN11S_6 6 TIN11 input processing selection
|
|
TINCR2.TIN11S_5 5 TIN11 input processing selection
|
|
TINCR3 0x00800218 TIN Input Processing Control Register 3
|
|
TINCR3.TIN12S_15 15 TIN12 input processing selection
|
|
TINCR3.TIN12S_14 14 TIN12 input processing selection
|
|
TINCR3.TIN13S_13 13 TIN13 input processing selection
|
|
TINCR3.TIN13S_12 12 TIN13 input processing selection
|
|
TINCR3.TIN14S_11 11 TIN14 input processing selection
|
|
TINCR3.TIN14S_10 10 TIN14 input processing selection
|
|
TINCR3.TIN15S_9 9 TIN15 input processing selection
|
|
TINCR3.TIN15S_8 8 TIN15 input processing selection
|
|
TINCR3.TIN16S_7 7 TIN16 input processing selection
|
|
TINCR3.TIN16S_6 6 TIN16 input processing selection
|
|
TINCR3.TIN17S_5 5 TIN17 input processing selection
|
|
TINCR3.TIN17S_4 4 TIN17 input processing selection
|
|
TINCR3.TIN18S_3 3 TIN18 input processing selection
|
|
TINCR3.TIN18S_2 2 TIN18 input processing selection
|
|
TINCR3.TIN19S_1 1 TIN19 input processing selection
|
|
TINCR3.TIN19S_0 0 TIN19 input processing selection
|
|
TINCR4 0x0080021A TIN Input Processing Control Register 4
|
|
TINCR4.TIN20S_15 15 TIN20 input processing selection
|
|
TINCR4.TIN20S_14 14 TIN20 input processing selection
|
|
TINCR4.TIN21S_13 13 TIN21 input processing selection
|
|
TINCR4.TIN21S_12 12 TIN21 input processing selection
|
|
TINCR4.TIN22S_11 11 TIN22 input processing selection
|
|
TINCR4.TIN22S_10 10 TIN22 input processing selection
|
|
TINCR4.TIN23S_9 9 TIN23 input processing selection
|
|
TINCR4.TIN23S_8 8 TIN23 input processing selection
|
|
TINCR4.TIN30S_7 7 TIN30 input processing selection
|
|
TINCR4.TIN30S_6 6 TIN30 input processing selection
|
|
TINCR4.TIN31S_5 5 TIN31 input processing selection
|
|
TINCR4.TIN31S_4 4 TIN31 input processing selection
|
|
TINCR4.TIN32S_3 3 TIN32 input processing selection
|
|
TINCR4.TIN32S_2 2 TIN32 input processing selection
|
|
TINCR4.TIN33S_1 1 TIN33 input processing selection
|
|
TINCR4.TIN33S_0 0 TIN33 input processing selection
|
|
RESERVED0080021C 0x0080021C RESERVED
|
|
RESERVED0080021D 0x0080021D RESERVED
|
|
RESERVED0080021E 0x0080021E RESERVED
|
|
RESERVED0080021F 0x0080021F RESERVED
|
|
FFS0 0x00800220 F/F Source Select Register 0
|
|
FFS0.FF6_15 15 F/F6 source selection
|
|
FFS0.FF7_14 14 F/F7 source selection
|
|
FFS0.FF8_13 13 F/F8 source selection
|
|
FFS0.FF8_12 12 F/F8 source selection
|
|
FFS0.FF9_11 11 F/F9 source selection
|
|
FFS0.FF9_10 10 F/F9 source selection
|
|
FFS0.FF10_9 9 F/F10 source selection
|
|
FFS0.FF10_8 8 F/F10 source selection
|
|
FFS0.FF11_7 7 F/F11 source selection
|
|
FFS0.FF12_6 6 F/F12 source selection
|
|
FFS0.FF13_5 5 F/F13 source selection
|
|
FFS0.FF14_4 4 F/F14 source selection
|
|
FFS0.FF15_3 3 F/F15 source selection
|
|
RESERVED00800222 0x00800222 RESERVED
|
|
FFS1 0x00800223 F/F Source Select Register 1
|
|
FFS1.FF16_15 15 F/F16 source selection
|
|
FFS1.FF16_14 14 F/F16 source selection
|
|
FFS1.FF17_13 13 F/F17 source selection
|
|
FFS1.FF17_12 12 F/F17 source selection
|
|
FFS1.FF18_11 11 F/F18 source selection
|
|
FFS1.FF18_10 10 F/F18 source selection
|
|
FFS1.FF19_9 9 F/F19 source selection
|
|
FFS1.FF19_8 8 F/F19 source selection
|
|
FFP0 0x00800224 F/F Protect Register 0
|
|
FFP0.FP0 15 F/F0 protect
|
|
FFP0.FP1 14 F/F1 protect
|
|
FFP0.FP2 13 F/F2 protect
|
|
FFP0.FP3 12 F/F3 protect
|
|
FFP0.FP4 11 F/F4 protect
|
|
FFP0.FP5 10 F/F5 protect
|
|
FFP0.FP6 9 F/F6 protect
|
|
FFP0.FP7 8 F/F7 protect
|
|
FFP0.FP8 7 F/F8 protect
|
|
FFP0.FP9 6 F/F9 protect
|
|
FFP0.FP10 5 F/F10 protect
|
|
FFP0.FP11 4 F/F11 protect
|
|
FFP0.FP12 3 F/F12 protect
|
|
FFP0.FP13 2 F/F13 protect
|
|
FFP0.FP14 1 F/F14 protect
|
|
FFP0.FP15 0 F/F15 protect
|
|
FFD0 0x00800226 F/F Data Register 0
|
|
FFD0.FD0 15 F/F0 output data
|
|
FFD0.FD1 14 F/F1 output data
|
|
FFD0.FD2 13 F/F2 output data
|
|
FFD0.FD3 12 F/F3 output data
|
|
FFD0.FD4 11 F/F4 output data
|
|
FFD0.FD5 10 F/F5 output data
|
|
FFD0.FD6 9 F/F6 output data
|
|
FFD0.FD7 8 F/F7 output data
|
|
FFD0.FD8 7 F/F8 output data
|
|
FFD0.FD9 6 F/F9 output data
|
|
FFD0.FD10 5 F/F10 output data
|
|
FFD0.FD11 4 F/F11 output data
|
|
FFD0.FD12 3 F/F12 output data
|
|
FFD0.FD13 2 F/F13 output data
|
|
FFD0.FD14 1 F/F14 output data
|
|
FFD0.FD15 0 F/F15 output data
|
|
RESERVED00800228 0x00800228 RESERVED
|
|
FFP1 0x00800229 F/F Protect Register 1
|
|
FFP1.FP16 15 F/F16 protect
|
|
FFP1.FP17 14 F/F17 protect
|
|
FFP1.FP18 13 F/F18 protect
|
|
FFP1.FP19 12 F/F19 protect
|
|
FFP1.FP20 11 F/F20 protect
|
|
RESERVED0080022A 0x0080022A RESERVED
|
|
FFD1 0x0080022B F/F Data Register 1
|
|
FFD1.FD16 15 F/F16 output data
|
|
FFD1.FD17 14 F/F17 output data
|
|
FFD1.FD18 13 F/F18 output data
|
|
FFD1.FD19 12 F/F19 output data
|
|
FFD1.FD20 11 F/F20 output data
|
|
RESERVED0080022C 0x0080022C RESERVED
|
|
RESERVED0080022D 0x0080022D RESERVED
|
|
RESERVED0080022E 0x0080022E RESERVED
|
|
RESERVED0080022F 0x0080022F RESERVED
|
|
TOPIR0 0x00800230 TOP Interrupt Control Register 0
|
|
TOPIR0.TOPIS0 7 TOP0 interrupt status
|
|
TOPIR0.TOPIS1 6 TOP1 interrupt status
|
|
TOPIR0.TOPIS2 5 TOP2 interrupt status
|
|
TOPIR0.TOPIS3 4 TOP3 interrupt status
|
|
TOPIR0.TOPIS4 3 TOP4 interrupt status
|
|
TOPIR0.TOPIS5 2 TOP5 interrupt status
|
|
TOPIR1 0x00800231 TOP Interrupt Control Register 1
|
|
TOPIR1.TOPIM0 15 TOP0 interrupt mask
|
|
TOPIR1.TOPIM1 14 TOP1 interrupt mask
|
|
TOPIR1.TOPIM2 13 TOP2 interrupt mask
|
|
TOPIR1.TOPIM3 12 TOP3 interrupt mask
|
|
TOPIR1.TOPIM4 11 TOP4 interrupt mask
|
|
TOPIR1.TOPIM5 10 TOP5 interrupt mask
|
|
TOPIR2 0x00800232 TOP Interrupt Control Register 2
|
|
TOPIR2.TOPIM6 7 TOP6 interrupt mask
|
|
TOPIR2.TOPIM7 6 TOP7 interrupt mask
|
|
TOPIR2.TOPIS6 3 TOP6 interrupt status
|
|
TOPIR2.TOPIS7 2 TOP7 interrupt status
|
|
TOPIR3 0x00800233 TOP Interrupt Control Register 3
|
|
TOPIR3.TOPIM8 15 TOP8 interrupt mask
|
|
TOPIR3.TOPIM9 14 TOP9 interrupt mask
|
|
TOPIR3.TOPIS8 11 TOP8 interrupt status
|
|
TOPIR3.TOPIS9 10 TOP9 interrupt status
|
|
TIOIR0 0x00800234 TIO Interrupt Control Register 0
|
|
TIOIR0.TIOIM0 7 TIO0 interrupt mask
|
|
TIOIR0.TIOIM1 6 TIO1 interrupt mask
|
|
TIOIR0.TIOIM2 5 TIO2 interrupt mask
|
|
TIOIR0.TIOIM3 4 TIO3 interrupt mask
|
|
TIOIR0.TIOIS0 3 TIO0 interrupt status
|
|
TIOIR0.TIOIS1 2 TIO1 interrupt status
|
|
TIOIR0.TIOIS2 1 TIO2 interrupt status
|
|
TIOIR0.TIOIS3 0 TIO3 interrupt status
|
|
TIOIR1 0x00800235 TIO Interrupt Control Register 1
|
|
TIOIR1.TIOIM4 15 TIO4 interrupt mask
|
|
TIOIR1.TIOIM5 14 TIO5 interrupt mask
|
|
TIOIR1.TIOIM6 13 TIO6 interrupt mask
|
|
TIOIR1.TIOIM7 12 TIO7 interrupt mask
|
|
TIOIR1.TIOIS4 11 TIO4 interrupt status
|
|
TIOIR1.TIOIS5 10 TIO5 interrupt status
|
|
TIOIR1.TIOIS6 9 TIO6 interrupt status
|
|
TIOIR1.TIOIS7 8 TIO7 interrupt status
|
|
TIOIR2 0x00800236 TIO Interrupt Control Register 2
|
|
TIOIR2.TIOIM8 7 TIO8 interrupt mask
|
|
TIOIR2.TIOIM9 6 TIO9 interrupt mask
|
|
TIOIR2.TIOIS8 3 TIO8 interrupt status
|
|
TIOIR2.TIOIS9 2 TIO9 interrupt status
|
|
TMSIR 0x00800237 TMS Interrupt Control Register
|
|
TMSIR.TMSIM0 15 TMS0 interrupt mask
|
|
TMSIR.TMSIM1 14 TMS1 interrupt mask
|
|
TMSIR.TMSIS0 11 TMS0 interrupt status
|
|
TMSIR.TMSIS1 10 TMS1 interrupt status
|
|
TINIR0 0x00800238 TIN Interrupt Control Register 0
|
|
TINIR0.TINIM0 7 TIN0 interrupt mask
|
|
TINIR0.TINIM1 6 TIN1 interrupt mask
|
|
TINIR0.TINIM2 5 TIN1 interrupt mask
|
|
TINIR0.TINIS0 3 TIN0 interrupt status
|
|
TINIR0.TINIS1 2 TIN1 interrupt status
|
|
TINIR0.TINIS2 1 TIN2 interrupt status
|
|
TINIR1 0x00800239 TIN Interrupt Control Register 1
|
|
TINIR1.TINIM3 15 TIN3 interrupt mask
|
|
TINIR1.TINIM4 14 TIN4 interrupt mask
|
|
TINIR1.TINIM5 13 TIN5 interrupt mask
|
|
TINIR1.TINIM6 12 TIN6 interrupt mask
|
|
TINIR1.TINIS3 11 TIN3 interrupt status
|
|
TINIR1.TINIS4 10 TIN4 interrupt status
|
|
TINIR1.TINIS5 9 TIN5 interrupt status
|
|
TINIR1.TINIS6 8 TIN6 interrupt status
|
|
TINIR2 0x0080023A TIN Interrupt Control Register 2
|
|
TINIR2.TINIS7 7 TIN7 interrupt status
|
|
TINIR2.TINIS8 6 TIN8 interrupt status
|
|
TINIR2.TINIS9 5 TIN9 interrupt status
|
|
TINIR2.TINIS10 4 TIN10 interrupt status
|
|
TINIR2.TINIS11 3 TIN11 interrupt status
|
|
TINIR3 0x0080023B TIN Interrupt Control Register 3
|
|
TINIR3.TINIM7 15 TIN7 interrupt mask
|
|
TINIR3.TINIM8 14 TIN8 interrupt mask
|
|
TINIR3.TINIM9 13 TIN9 interrupt mask
|
|
TINIR3.TINIM10 12 TIN10 interrupt mask
|
|
TINIR3.TINIM11 11 TIN11 interrupt mask
|
|
TINIR4 0x0080023C TIN Interrupt Control Register 4
|
|
TINIR4.TINIS12 7 TIN12 interrupt status
|
|
TINIR4.TINIS13 6 TIN13 interrupt status
|
|
TINIR4.TINIS14 5 TIN14 interrupt status
|
|
TINIR4.TINIS15 4 TIN15 interrupt status
|
|
TINIR4.TINIS16 3 TIN16 interrupt status
|
|
TINIR4.TINIS17 2 TIN17 interrupt status
|
|
TINIR4.TINIS18 1 TIN18 interrupt status
|
|
TINIR4.TINIS19 0 TIN19 interrupt status
|
|
TINIR5 0x0080023D TIN Interrupt Control Register 5
|
|
TINIR5.TINIM12 15 TIN12 interrupt mask
|
|
TINIR5.TINIM13 14 TIN13 interrupt mask
|
|
TINIR5.TINIM14 13 TIN14 interrupt mask
|
|
TINIR5.TINIM15 12 TIN15 interrupt mask
|
|
TINIR5.TINIM16 11 TIN16 interrupt mask
|
|
TINIR5.TINIM17 10 TIN17 interrupt mask
|
|
TINIR5.TINIM18 9 TIN18 interrupt mask
|
|
TINIR5.TINIM19 8 TIN19 interrupt mask
|
|
TINIR6 0x0080023E TIN Interrupt Control Register 6
|
|
TINIR6.TINIM20 7 TIN20 interrupt mask
|
|
TINIR6.TINIM21 6 TIN21 interrupt mask
|
|
TINIR6.TINIM22 5 TIN22 interrupt mask
|
|
TINIR6.TINIM23 4 TIN23 interrupt mask
|
|
TINIR6.TINIS20 3 TIN20 interrupt status
|
|
TINIR6.TINIS21 2 TIN21 interrupt status
|
|
TINIR6.TINIS22 1 TIN22 interrupt status
|
|
TINIR6.TINIS23 0 TIN23 interrupt status
|
|
TINIR7 0x0080023F TIN Interrupt Control Register 7
|
|
TINIR7.TINIM30 15 TIN30 interrupt mask
|
|
TINIR7.TINIM31 14 TIN31 interrupt mask
|
|
TINIR7.TINIM32 13 TIN32 interrupt mask
|
|
TINIR7.TINIM33 12 TIN33 interrupt mask
|
|
TINIR7.TINIS30 11 TIN30 interrupt status
|
|
TINIR7.TINIS31 10 TIN31 interrupt status
|
|
TINIR7.TINIS32 9 TIN32 interrupt status
|
|
TINIR7.TINIS33 8 TIN33 interrupt status
|
|
TOP0CT 0x00800240 TOP0 Counter
|
|
TOP0CT.TOP0CT_15 15
|
|
TOP0CT.TOP0CT_14 14
|
|
TOP0CT.TOP0CT_13 13
|
|
TOP0CT.TOP0CT_12 12
|
|
TOP0CT.TOP0CT_11 11
|
|
TOP0CT.TOP0CT_10 10
|
|
TOP0CT.TOP0CT_9 9
|
|
TOP0CT.TOP0CT_8 8
|
|
TOP0CT.TOP0CT_7 7
|
|
TOP0CT.TOP0CT_6 6
|
|
TOP0CT.TOP0CT_5 5
|
|
TOP0CT.TOP0CT_4 4
|
|
TOP0CT.TOP0CT_3 3
|
|
TOP0CT.TOP0CT_2 2
|
|
TOP0CT.TOP0CT_1 1
|
|
TOP0CT.TOP0CT_0 0
|
|
TOP0RL 0x00800242 TOP0 Reload Register
|
|
TOP0RL.TOP0RL_15 15
|
|
TOP0RL.TOP0RL_14 14
|
|
TOP0RL.TOP0RL_13 13
|
|
TOP0RL.TOP0RL_12 12
|
|
TOP0RL.TOP0RL_11 11
|
|
TOP0RL.TOP0RL_10 10
|
|
TOP0RL.TOP0RL_9 9
|
|
TOP0RL.TOP0RL_8 8
|
|
TOP0RL.TOP0RL_7 7
|
|
TOP0RL.TOP0RL_6 6
|
|
TOP0RL.TOP0RL_5 5
|
|
TOP0RL.TOP0RL_4 4
|
|
TOP0RL.TOP0RL_3 3
|
|
TOP0RL.TOP0RL_2 2
|
|
TOP0RL.TOP0RL_1 1
|
|
TOP0RL.TOP0RL_0 0
|
|
RESERVED00800244 0x00800244 RESERVED
|
|
RESERVED00800245 0x00800245 RESERVED
|
|
TOP0CC 0x00800246 TOP0 Correction Register
|
|
TOP0CC.TOP0CC_15 15
|
|
TOP0CC.TOP0CC_14 14
|
|
TOP0CC.TOP0CC_13 13
|
|
TOP0CC.TOP0CC_12 12
|
|
TOP0CC.TOP0CC_11 11
|
|
TOP0CC.TOP0CC_10 10
|
|
TOP0CC.TOP0CC_9 9
|
|
TOP0CC.TOP0CC_8 8
|
|
TOP0CC.TOP0CC_7 7
|
|
TOP0CC.TOP0CC_6 6
|
|
TOP0CC.TOP0CC_5 5
|
|
TOP0CC.TOP0CC_4 4
|
|
TOP0CC.TOP0CC_3 3
|
|
TOP0CC.TOP0CC_2 2
|
|
TOP0CC.TOP0CC_1 1
|
|
TOP0CC.TOP0CC_0 0
|
|
RESERVED00800248 0x00800248 RESERVED
|
|
RESERVED00800249 0x00800249 RESERVED
|
|
RESERVED0080024A 0x0080024A RESERVED
|
|
RESERVED0080024B 0x0080024B RESERVED
|
|
RESERVED0080024C 0x0080024C RESERVED
|
|
RESERVED0080024D 0x0080024D RESERVED
|
|
RESERVED0080024E 0x0080024E RESERVED
|
|
RESERVED0080024F 0x0080024F RESERVED
|
|
TOP1CT 0x00800250 TOP1 Counter
|
|
TOP1CT.TOP1CT_15 15
|
|
TOP1CT.TOP1CT_14 14
|
|
TOP1CT.TOP1CT_13 13
|
|
TOP1CT.TOP1CT_12 12
|
|
TOP1CT.TOP1CT_11 11
|
|
TOP1CT.TOP1CT_10 10
|
|
TOP1CT.TOP1CT_9 9
|
|
TOP1CT.TOP1CT_8 8
|
|
TOP1CT.TOP1CT_7 7
|
|
TOP1CT.TOP1CT_6 6
|
|
TOP1CT.TOP1CT_5 5
|
|
TOP1CT.TOP1CT_4 4
|
|
TOP1CT.TOP1CT_3 3
|
|
TOP1CT.TOP1CT_2 2
|
|
TOP1CT.TOP1CT_1 1
|
|
TOP1CT.TOP1CT_0 0
|
|
TOP1RL 0x00800252 TOP1 Reload Register
|
|
TOP1RL.TOP1RL_15 15
|
|
TOP1RL.TOP1RL_14 14
|
|
TOP1RL.TOP1RL_13 13
|
|
TOP1RL.TOP1RL_12 12
|
|
TOP1RL.TOP1RL_11 11
|
|
TOP1RL.TOP1RL_10 10
|
|
TOP1RL.TOP1RL_9 9
|
|
TOP1RL.TOP1RL_8 8
|
|
TOP1RL.TOP1RL_7 7
|
|
TOP1RL.TOP1RL_6 6
|
|
TOP1RL.TOP1RL_5 5
|
|
TOP1RL.TOP1RL_4 4
|
|
TOP1RL.TOP1RL_3 3
|
|
TOP1RL.TOP1RL_2 2
|
|
TOP1RL.TOP1RL_1 1
|
|
TOP1RL.TOP1RL_0 0
|
|
RESERVED00800254 0x00800254 RESERVED
|
|
RESERVED00800255 0x00800255 RESERVED
|
|
TOP1CC 0x00800256 TOP1 Correction Register
|
|
TOP1CC.TOP1CC_15 15
|
|
TOP1CC.TOP1CC_14 14
|
|
TOP1CC.TOP1CC_13 13
|
|
TOP1CC.TOP1CC_12 12
|
|
TOP1CC.TOP1CC_11 11
|
|
TOP1CC.TOP1CC_10 10
|
|
TOP1CC.TOP1CC_9 9
|
|
TOP1CC.TOP1CC_8 8
|
|
TOP1CC.TOP1CC_7 7
|
|
TOP1CC.TOP1CC_6 6
|
|
TOP1CC.TOP1CC_5 5
|
|
TOP1CC.TOP1CC_4 4
|
|
TOP1CC.TOP1CC_3 3
|
|
TOP1CC.TOP1CC_2 2
|
|
TOP1CC.TOP1CC_1 1
|
|
TOP1CC.TOP1CC_0 0
|
|
RESERVED00800258 0x00800258 RESERVED
|
|
RESERVED00800259 0x00800259 RESERVED
|
|
RESERVED0080025A 0x0080025A RESERVED
|
|
RESERVED0080025B 0x0080025B RESERVED
|
|
RESERVED0080025C 0x0080025C RESERVED
|
|
RESERVED0080025D 0x0080025D RESERVED
|
|
RESERVED0080025E 0x0080025E RESERVED
|
|
RESERVED0080025F 0x0080025F RESERVED
|
|
TOP2CT 0x00800260 TOP2 Counter
|
|
TOP2CT.TOP2CT_15 15
|
|
TOP2CT.TOP2CT_14 14
|
|
TOP2CT.TOP2CT_13 13
|
|
TOP2CT.TOP2CT_12 12
|
|
TOP2CT.TOP2CT_11 11
|
|
TOP2CT.TOP2CT_10 10
|
|
TOP2CT.TOP2CT_9 9
|
|
TOP2CT.TOP2CT_8 8
|
|
TOP2CT.TOP2CT_7 7
|
|
TOP2CT.TOP2CT_6 6
|
|
TOP2CT.TOP2CT_5 5
|
|
TOP2CT.TOP2CT_4 4
|
|
TOP2CT.TOP2CT_3 3
|
|
TOP2CT.TOP2CT_2 2
|
|
TOP2CT.TOP2CT_1 1
|
|
TOP2CT.TOP2CT_0 0
|
|
TOP2RL 0x00800262 TOP2 Reload Register
|
|
TOP2RL.TOP2RL_15 15
|
|
TOP2RL.TOP2RL_14 14
|
|
TOP2RL.TOP2RL_13 13
|
|
TOP2RL.TOP2RL_12 12
|
|
TOP2RL.TOP2RL_11 11
|
|
TOP2RL.TOP2RL_10 10
|
|
TOP2RL.TOP2RL_9 9
|
|
TOP2RL.TOP2RL_8 8
|
|
TOP2RL.TOP2RL_7 7
|
|
TOP2RL.TOP2RL_6 6
|
|
TOP2RL.TOP2RL_5 5
|
|
TOP2RL.TOP2RL_4 4
|
|
TOP2RL.TOP2RL_3 3
|
|
TOP2RL.TOP2RL_2 2
|
|
TOP2RL.TOP2RL_1 1
|
|
TOP2RL.TOP2RL_0 0
|
|
RESERVED00800264 0x00800264 RESERVED
|
|
RESERVED00800265 0x00800265 RESERVED
|
|
TOP2CC 0x00800266 TOP2 Correction Register
|
|
TOP2CC.TOP2CC_15 15
|
|
TOP2CC.TOP2CC_14 14
|
|
TOP2CC.TOP2CC_13 13
|
|
TOP2CC.TOP2CC_12 12
|
|
TOP2CC.TOP2CC_11 11
|
|
TOP2CC.TOP2CC_10 10
|
|
TOP2CC.TOP2CC_9 9
|
|
TOP2CC.TOP2CC_8 8
|
|
TOP2CC.TOP2CC_7 7
|
|
TOP2CC.TOP2CC_6 6
|
|
TOP2CC.TOP2CC_5 5
|
|
TOP2CC.TOP2CC_4 4
|
|
TOP2CC.TOP2CC_3 3
|
|
TOP2CC.TOP2CC_2 2
|
|
TOP2CC.TOP2CC_1 1
|
|
TOP2CC.TOP2CC_0 0
|
|
RESERVED00800268 0x00800268 RESERVED
|
|
RESERVED00800269 0x00800269 RESERVED
|
|
RESERVED0080026A 0x0080026A RESERVED
|
|
RESERVED0080026B 0x0080026B RESERVED
|
|
RESERVED0080026C 0x0080026C RESERVED
|
|
RESERVED0080026D 0x0080026D RESERVED
|
|
RESERVED0080026E 0x0080026E RESERVED
|
|
RESERVED0080026F 0x0080026F RESERVED
|
|
TOP3CT 0x00800270 TOP3 Counter
|
|
TOP3CT.TOP3CT_15 15
|
|
TOP3CT.TOP3CT_14 14
|
|
TOP3CT.TOP3CT_13 13
|
|
TOP3CT.TOP3CT_12 12
|
|
TOP3CT.TOP3CT_11 11
|
|
TOP3CT.TOP3CT_10 10
|
|
TOP3CT.TOP3CT_9 9
|
|
TOP3CT.TOP3CT_8 8
|
|
TOP3CT.TOP3CT_7 7
|
|
TOP3CT.TOP3CT_6 6
|
|
TOP3CT.TOP3CT_5 5
|
|
TOP3CT.TOP3CT_4 4
|
|
TOP3CT.TOP3CT_3 3
|
|
TOP3CT.TOP3CT_2 2
|
|
TOP3CT.TOP3CT_1 1
|
|
TOP3CT.TOP3CT_0 0
|
|
TOP3RL 0x00800272 TOP3 Reload Register
|
|
TOP3RL.TOP3RL_15 15
|
|
TOP3RL.TOP3RL_14 14
|
|
TOP3RL.TOP3RL_13 13
|
|
TOP3RL.TOP3RL_12 12
|
|
TOP3RL.TOP3RL_11 11
|
|
TOP3RL.TOP3RL_10 10
|
|
TOP3RL.TOP3RL_9 9
|
|
TOP3RL.TOP3RL_8 8
|
|
TOP3RL.TOP3RL_7 7
|
|
TOP3RL.TOP3RL_6 6
|
|
TOP3RL.TOP3RL_5 5
|
|
TOP3RL.TOP3RL_4 4
|
|
TOP3RL.TOP3RL_3 3
|
|
TOP3RL.TOP3RL_2 2
|
|
TOP3RL.TOP3RL_1 1
|
|
TOP3RL.TOP3RL_0 0
|
|
RESERVED00800274 0x00800274 RESERVED
|
|
RESERVED00800275 0x00800275 RESERVED
|
|
TOP3CC 0x00800276 TOP3 Correction Register
|
|
TOP3CC.TOP3CC_15 15
|
|
TOP3CC.TOP3CC_14 14
|
|
TOP3CC.TOP3CC_13 13
|
|
TOP3CC.TOP3CC_12 12
|
|
TOP3CC.TOP3CC_11 11
|
|
TOP3CC.TOP3CC_10 10
|
|
TOP3CC.TOP3CC_9 9
|
|
TOP3CC.TOP3CC_8 8
|
|
TOP3CC.TOP3CC_7 7
|
|
TOP3CC.TOP3CC_6 6
|
|
TOP3CC.TOP3CC_5 5
|
|
TOP3CC.TOP3CC_4 4
|
|
TOP3CC.TOP3CC_3 3
|
|
TOP3CC.TOP3CC_2 2
|
|
TOP3CC.TOP3CC_1 1
|
|
TOP3CC.TOP3CC_0 0
|
|
RESERVED00800278 0x00800278 RESERVED
|
|
RESERVED00800279 0x00800279 RESERVED
|
|
RESERVED0080027A 0x0080027A RESERVED
|
|
RESERVED0080027B 0x0080027B RESERVED
|
|
RESERVED0080027C 0x0080027C RESERVED
|
|
RESERVED0080027D 0x0080027D RESERVED
|
|
RESERVED0080027E 0x0080027E RESERVED
|
|
RESERVED0080027F 0x0080027F RESERVED
|
|
TOP4CT 0x00800280 TOP4 Counter
|
|
TOP4CT.TOP4CT_15 15
|
|
TOP4CT.TOP4CT_14 14
|
|
TOP4CT.TOP4CT_13 13
|
|
TOP4CT.TOP4CT_12 12
|
|
TOP4CT.TOP4CT_11 11
|
|
TOP4CT.TOP4CT_10 10
|
|
TOP4CT.TOP4CT_9 9
|
|
TOP4CT.TOP4CT_8 8
|
|
TOP4CT.TOP4CT_7 7
|
|
TOP4CT.TOP4CT_6 6
|
|
TOP4CT.TOP4CT_5 5
|
|
TOP4CT.TOP4CT_4 4
|
|
TOP4CT.TOP4CT_3 3
|
|
TOP4CT.TOP4CT_2 2
|
|
TOP4CT.TOP4CT_1 1
|
|
TOP4CT.TOP4CT_0 0
|
|
TOP4RL 0x00800282 TOP4 Reload Register
|
|
TOP4RL.TOP4RL_15 15
|
|
TOP4RL.TOP4RL_14 14
|
|
TOP4RL.TOP4RL_13 13
|
|
TOP4RL.TOP4RL_12 12
|
|
TOP4RL.TOP4RL_11 11
|
|
TOP4RL.TOP4RL_10 10
|
|
TOP4RL.TOP4RL_9 9
|
|
TOP4RL.TOP4RL_8 8
|
|
TOP4RL.TOP4RL_7 7
|
|
TOP4RL.TOP4RL_6 6
|
|
TOP4RL.TOP4RL_5 5
|
|
TOP4RL.TOP4RL_4 4
|
|
TOP4RL.TOP4RL_3 3
|
|
TOP4RL.TOP4RL_2 2
|
|
TOP4RL.TOP4RL_1 1
|
|
TOP4RL.TOP4RL_0 0
|
|
RESERVED00800284 0x00800284 RESERVED
|
|
RESERVED00800285 0x00800285 RESERVED
|
|
TOP4CC 0x00800286 TOP4 Correction Register
|
|
TOP4CC.TOP4CC_15 15
|
|
TOP4CC.TOP4CC_14 14
|
|
TOP4CC.TOP4CC_13 13
|
|
TOP4CC.TOP4CC_12 12
|
|
TOP4CC.TOP4CC_11 11
|
|
TOP4CC.TOP4CC_10 10
|
|
TOP4CC.TOP4CC_9 9
|
|
TOP4CC.TOP4CC_8 8
|
|
TOP4CC.TOP4CC_7 7
|
|
TOP4CC.TOP4CC_6 6
|
|
TOP4CC.TOP4CC_5 5
|
|
TOP4CC.TOP4CC_4 4
|
|
TOP4CC.TOP4CC_3 3
|
|
TOP4CC.TOP4CC_2 2
|
|
TOP4CC.TOP4CC_1 1
|
|
TOP4CC.TOP4CC_0 0
|
|
RESERVED00800288 0x00800288 RESERVED
|
|
RESERVED00800289 0x00800289 RESERVED
|
|
RESERVED0080028A 0x0080028A RESERVED
|
|
RESERVED0080028B 0x0080028B RESERVED
|
|
RESERVED0080028C 0x0080028C RESERVED
|
|
RESERVED0080028D 0x0080028D RESERVED
|
|
RESERVED0080028E 0x0080028E RESERVED
|
|
RESERVED0080028F 0x0080028F RESERVED
|
|
TOP5CT 0x00800290 TOP5 Counter
|
|
TOP5CT.TOP5CT_15 15
|
|
TOP5CT.TOP5CT_14 14
|
|
TOP5CT.TOP5CT_13 13
|
|
TOP5CT.TOP5CT_12 12
|
|
TOP5CT.TOP5CT_11 11
|
|
TOP5CT.TOP5CT_10 10
|
|
TOP5CT.TOP5CT_9 9
|
|
TOP5CT.TOP5CT_8 8
|
|
TOP5CT.TOP5CT_7 7
|
|
TOP5CT.TOP5CT_6 6
|
|
TOP5CT.TOP5CT_5 5
|
|
TOP5CT.TOP5CT_4 4
|
|
TOP5CT.TOP5CT_3 3
|
|
TOP5CT.TOP5CT_2 2
|
|
TOP5CT.TOP5CT_1 1
|
|
TOP5CT.TOP5CT_0 0
|
|
TOP5RL 0x00800292 TOP5 Reload Register
|
|
TOP5RL.TOP5RL_15 15
|
|
TOP5RL.TOP5RL_14 14
|
|
TOP5RL.TOP5RL_13 13
|
|
TOP5RL.TOP5RL_12 12
|
|
TOP5RL.TOP5RL_11 11
|
|
TOP5RL.TOP5RL_10 10
|
|
TOP5RL.TOP5RL_9 9
|
|
TOP5RL.TOP5RL_8 8
|
|
TOP5RL.TOP5RL_7 7
|
|
TOP5RL.TOP5RL_6 6
|
|
TOP5RL.TOP5RL_5 5
|
|
TOP5RL.TOP5RL_4 4
|
|
TOP5RL.TOP5RL_3 3
|
|
TOP5RL.TOP5RL_2 2
|
|
TOP5RL.TOP5RL_1 1
|
|
TOP5RL.TOP5RL_0 0
|
|
RESERVED00800294 0x00800294 RESERVED
|
|
RESERVED00800295 0x00800295 RESERVED
|
|
TOP5CC 0x00800296 TOP5 Correction Register
|
|
TOP5CC.TOP5CC_15 15
|
|
TOP5CC.TOP5CC_14 14
|
|
TOP5CC.TOP5CC_13 13
|
|
TOP5CC.TOP5CC_12 12
|
|
TOP5CC.TOP5CC_11 11
|
|
TOP5CC.TOP5CC_10 10
|
|
TOP5CC.TOP5CC_9 9
|
|
TOP5CC.TOP5CC_8 8
|
|
TOP5CC.TOP5CC_7 7
|
|
TOP5CC.TOP5CC_6 6
|
|
TOP5CC.TOP5CC_5 5
|
|
TOP5CC.TOP5CC_4 4
|
|
TOP5CC.TOP5CC_3 3
|
|
TOP5CC.TOP5CC_2 2
|
|
TOP5CC.TOP5CC_1 1
|
|
TOP5CC.TOP5CC_0 0
|
|
RESERVED00800298 0x00800298 RESERVED
|
|
RESERVED00800299 0x00800299 RESERVED
|
|
TOP05CR0 0x0080029A TOP0-5 Control Register 0
|
|
TOP05CR0.TOP05CKS_15 15 TOP0-5 clock source selection
|
|
TOP05CR0.TOP05CKS_14 14 TOP0-5 clock source selection
|
|
TOP05CR0.TOP05ENS_11 11 TOP0-5 enable source selection
|
|
TOP05CR0.TOP05ENS_10 10 TOP0-5 enable source selection
|
|
TOP05CR0.TOP05ENS_9 9 TOP0-5 enable source selection
|
|
TOP05CR0.TOP0M_7 7 TOP0 operation mode selection
|
|
TOP05CR0.TOP0M_6 6 TOP0 operation mode selection
|
|
TOP05CR0.TOP1M_5 5 TOP1 operation mode selection
|
|
TOP05CR0.TOP1M_4 4 TOP1 operation mode selection
|
|
TOP05CR0.TOP2M_3 3 TOP2 operation mode selection
|
|
TOP05CR0.TOP2M_2 2 TOP2 operation mode selection
|
|
TOP05CR0.TOP3M_1 1 TOP3 operation mode selection
|
|
TOP05CR0.TOP3M_0 0 TOP3 operation mode selection
|
|
RESERVED0080029C 0x0080029C RESERVED
|
|
TOP05CR1 0x0080029D TOP0-5 Control Register 1
|
|
TOP05CR1.TOP4M_15 15 TOP4 operation mode selection
|
|
TOP05CR1.TOP4M_14 14 TOP4 operation mode selection
|
|
TOP05CR1.TOP5M_13 13 TOP5 operation mode selection
|
|
TOP05CR1.TOP5M_12 12 TOP5 operation mode selection
|
|
RESERVED0080029E 0x0080029E RESERVED
|
|
RESERVED0080029F 0x0080029F RESERVED
|
|
TOP6CT 0x008002A0 TOP6 Counter
|
|
TOP6CT.TOP6CT_15 15
|
|
TOP6CT.TOP6CT_14 14
|
|
TOP6CT.TOP6CT_13 13
|
|
TOP6CT.TOP6CT_12 12
|
|
TOP6CT.TOP6CT_11 11
|
|
TOP6CT.TOP6CT_10 10
|
|
TOP6CT.TOP6CT_9 9
|
|
TOP6CT.TOP6CT_8 8
|
|
TOP6CT.TOP6CT_7 7
|
|
TOP6CT.TOP6CT_6 6
|
|
TOP6CT.TOP6CT_5 5
|
|
TOP6CT.TOP6CT_4 4
|
|
TOP6CT.TOP6CT_3 3
|
|
TOP6CT.TOP6CT_2 2
|
|
TOP6CT.TOP6CT_1 1
|
|
TOP6CT.TOP6CT_0 0
|
|
TOP6RL 0x008002A2 TOP6 Reload Register
|
|
TOP6RL.TOP6RL_15 15
|
|
TOP6RL.TOP6RL_14 14
|
|
TOP6RL.TOP6RL_13 13
|
|
TOP6RL.TOP6RL_12 12
|
|
TOP6RL.TOP6RL_11 11
|
|
TOP6RL.TOP6RL_10 10
|
|
TOP6RL.TOP6RL_9 9
|
|
TOP6RL.TOP6RL_8 8
|
|
TOP6RL.TOP6RL_7 7
|
|
TOP6RL.TOP6RL_6 6
|
|
TOP6RL.TOP6RL_5 5
|
|
TOP6RL.TOP6RL_4 4
|
|
TOP6RL.TOP6RL_3 3
|
|
TOP6RL.TOP6RL_2 2
|
|
TOP6RL.TOP6RL_1 1
|
|
TOP6RL.TOP6RL_0 0
|
|
RESERVED008002A4 0x008002A4 RESERVED
|
|
RESERVED008002A5 0x008002A5 RESERVED
|
|
TOP6CC 0x008002A6 TOP6 Correction Register
|
|
TOP6CC.TOP6CC_15 15
|
|
TOP6CC.TOP6CC_14 14
|
|
TOP6CC.TOP6CC_13 13
|
|
TOP6CC.TOP6CC_12 12
|
|
TOP6CC.TOP6CC_11 11
|
|
TOP6CC.TOP6CC_10 10
|
|
TOP6CC.TOP6CC_9 9
|
|
TOP6CC.TOP6CC_8 8
|
|
TOP6CC.TOP6CC_7 7
|
|
TOP6CC.TOP6CC_6 6
|
|
TOP6CC.TOP6CC_5 5
|
|
TOP6CC.TOP6CC_4 4
|
|
TOP6CC.TOP6CC_3 3
|
|
TOP6CC.TOP6CC_2 2
|
|
TOP6CC.TOP6CC_1 1
|
|
TOP6CC.TOP6CC_0 0
|
|
RESERVED008002A8 0x008002A8 RESERVED
|
|
RESERVED008002A9 0x008002A9 RESERVED
|
|
TOP67CR 0x008002AA TOP6, 7 Control Register
|
|
TOP67CR.TOP67CKS_15 15 TOP6, TOP7 clock source selection
|
|
TOP67CR.TOP67CKS_14 14 TOP6, TOP7 clock source selection
|
|
TOP67CR.TOP67ENS_11 11 TOP6, TOP7 enable source selection
|
|
TOP67CR.TOP67ENS_10 10 TOP6, TOP7 enable source selection
|
|
TOP67CR.TOP67ENS_9 9 TOP6, TOP7 enable source selection
|
|
TOP67CR.TOP6M_7 7 TOP6 operation mode selection
|
|
TOP67CR.TOP6M_6 6 TOP6 operation mode selection
|
|
TOP67CR.TOP7M_3 3 TOP7 operation mode selection
|
|
TOP67CR.TOP7M_2 2 TOP7 operation mode selection
|
|
TOP67CR.TOP7ENS 1 TOP7 enable source selection
|
|
RESERVED008002AC 0x008002AC RESERVED
|
|
RESERVED008002AD 0x008002AD RESERVED
|
|
RESERVED008002AE 0x008002AE RESERVED
|
|
RESERVED008002AF 0x008002AF RESERVED
|
|
TOP7CT 0x008002B0 TOP7 Counter
|
|
TOP7CT.TOP7CT_15 15
|
|
TOP7CT.TOP7CT_14 14
|
|
TOP7CT.TOP7CT_13 13
|
|
TOP7CT.TOP7CT_12 12
|
|
TOP7CT.TOP7CT_11 11
|
|
TOP7CT.TOP7CT_10 10
|
|
TOP7CT.TOP7CT_9 9
|
|
TOP7CT.TOP7CT_8 8
|
|
TOP7CT.TOP7CT_7 7
|
|
TOP7CT.TOP7CT_6 6
|
|
TOP7CT.TOP7CT_5 5
|
|
TOP7CT.TOP7CT_4 4
|
|
TOP7CT.TOP7CT_3 3
|
|
TOP7CT.TOP7CT_2 2
|
|
TOP7CT.TOP7CT_1 1
|
|
TOP7CT.TOP7CT_0 0
|
|
TOP7RL 0x008002B2 TOP7 Reload Register
|
|
TOP7RL.TOP7RL_15 15
|
|
TOP7RL.TOP7RL_14 14
|
|
TOP7RL.TOP7RL_13 13
|
|
TOP7RL.TOP7RL_12 12
|
|
TOP7RL.TOP7RL_11 11
|
|
TOP7RL.TOP7RL_10 10
|
|
TOP7RL.TOP7RL_9 9
|
|
TOP7RL.TOP7RL_8 8
|
|
TOP7RL.TOP7RL_7 7
|
|
TOP7RL.TOP7RL_6 6
|
|
TOP7RL.TOP7RL_5 5
|
|
TOP7RL.TOP7RL_4 4
|
|
TOP7RL.TOP7RL_3 3
|
|
TOP7RL.TOP7RL_2 2
|
|
TOP7RL.TOP7RL_1 1
|
|
TOP7RL.TOP7RL_0 0
|
|
RESERVED008002B4 0x008002B4 RESERVED
|
|
RESERVED008002B5 0x008002B5 RESERVED
|
|
TOP7CC 0x008002B6 TOP7 Correction Register
|
|
TOP7CC.TOP7CC_15 15
|
|
TOP7CC.TOP7CC_14 14
|
|
TOP7CC.TOP7CC_13 13
|
|
TOP7CC.TOP7CC_12 12
|
|
TOP7CC.TOP7CC_11 11
|
|
TOP7CC.TOP7CC_10 10
|
|
TOP7CC.TOP7CC_9 9
|
|
TOP7CC.TOP7CC_8 8
|
|
TOP7CC.TOP7CC_7 7
|
|
TOP7CC.TOP7CC_6 6
|
|
TOP7CC.TOP7CC_5 5
|
|
TOP7CC.TOP7CC_4 4
|
|
TOP7CC.TOP7CC_3 3
|
|
TOP7CC.TOP7CC_2 2
|
|
TOP7CC.TOP7CC_1 1
|
|
TOP7CC.TOP7CC_0 0
|
|
RESERVED008002B8 0x008002B8 RESERVED
|
|
RESERVED008002B9 0x008002B9 RESERVED
|
|
RESERVED008002BA 0x008002BA RESERVED
|
|
RESERVED008002BB 0x008002BB RESERVED
|
|
RESERVED008002BC 0x008002BC RESERVED
|
|
RESERVED008002BD 0x008002BD RESERVED
|
|
RESERVED008002BE 0x008002BE RESERVED
|
|
RESERVED008002BF 0x008002BF RESERVED
|
|
TOP8CT 0x008002C0 TOP8 Counter
|
|
TOP8CT.TOP8CT_15 15
|
|
TOP8CT.TOP8CT_14 14
|
|
TOP8CT.TOP8CT_13 13
|
|
TOP8CT.TOP8CT_12 12
|
|
TOP8CT.TOP8CT_11 11
|
|
TOP8CT.TOP8CT_10 10
|
|
TOP8CT.TOP8CT_9 9
|
|
TOP8CT.TOP8CT_8 8
|
|
TOP8CT.TOP8CT_7 7
|
|
TOP8CT.TOP8CT_6 6
|
|
TOP8CT.TOP8CT_5 5
|
|
TOP8CT.TOP8CT_4 4
|
|
TOP8CT.TOP8CT_3 3
|
|
TOP8CT.TOP8CT_2 2
|
|
TOP8CT.TOP8CT_1 1
|
|
TOP8CT.TOP8CT_0 0
|
|
TOP8RL 0x008002C2 TOP8 Reload Register
|
|
TOP8RL.TOP8RL_15 15
|
|
TOP8RL.TOP8RL_14 14
|
|
TOP8RL.TOP8RL_13 13
|
|
TOP8RL.TOP8RL_12 12
|
|
TOP8RL.TOP8RL_11 11
|
|
TOP8RL.TOP8RL_10 10
|
|
TOP8RL.TOP8RL_9 9
|
|
TOP8RL.TOP8RL_8 8
|
|
TOP8RL.TOP8RL_7 7
|
|
TOP8RL.TOP8RL_6 6
|
|
TOP8RL.TOP8RL_5 5
|
|
TOP8RL.TOP8RL_4 4
|
|
TOP8RL.TOP8RL_3 3
|
|
TOP8RL.TOP8RL_2 2
|
|
TOP8RL.TOP8RL_1 1
|
|
TOP8RL.TOP8RL_0 0
|
|
RESERVED008002C4 0x008002C4 RESERVED
|
|
RESERVED008002C5 0x008002C5 RESERVED
|
|
TOP8CC 0x008002C6 TOP8 Correction Register
|
|
TOP8CC.TOP8CC_15 15
|
|
TOP8CC.TOP8CC_14 14
|
|
TOP8CC.TOP8CC_13 13
|
|
TOP8CC.TOP8CC_12 12
|
|
TOP8CC.TOP8CC_11 11
|
|
TOP8CC.TOP8CC_10 10
|
|
TOP8CC.TOP8CC_9 9
|
|
TOP8CC.TOP8CC_8 8
|
|
TOP8CC.TOP8CC_7 7
|
|
TOP8CC.TOP8CC_6 6
|
|
TOP8CC.TOP8CC_5 5
|
|
TOP8CC.TOP8CC_4 4
|
|
TOP8CC.TOP8CC_3 3
|
|
TOP8CC.TOP8CC_2 2
|
|
TOP8CC.TOP8CC_1 1
|
|
TOP8CC.TOP8CC_0 0
|
|
RESERVED008002C8 0x008002C8 RESERVED
|
|
RESERVED008002C9 0x008002C9 RESERVED
|
|
RESERVED008002CA 0x008002CA RESERVED
|
|
RESERVED008002CB 0x008002CB RESERVED
|
|
RESERVED008002CC 0x008002CC RESERVED
|
|
RESERVED008002CD 0x008002CD RESERVED
|
|
RESERVED008002CE 0x008002CE RESERVED
|
|
RESERVED008002CF 0x008002CF RESERVED
|
|
TOP9CT 0x008002D0 TOP9 Counter
|
|
TOP9CT.TOP9CT_15 15
|
|
TOP9CT.TOP9CT_14 14
|
|
TOP9CT.TOP9CT_13 13
|
|
TOP9CT.TOP9CT_12 12
|
|
TOP9CT.TOP9CT_11 11
|
|
TOP9CT.TOP9CT_10 10
|
|
TOP9CT.TOP9CT_9 9
|
|
TOP9CT.TOP9CT_8 8
|
|
TOP9CT.TOP9CT_7 7
|
|
TOP9CT.TOP9CT_6 6
|
|
TOP9CT.TOP9CT_5 5
|
|
TOP9CT.TOP9CT_4 4
|
|
TOP9CT.TOP9CT_3 3
|
|
TOP9CT.TOP9CT_2 2
|
|
TOP9CT.TOP9CT_1 1
|
|
TOP9CT.TOP9CT_0 0
|
|
TOP9RL 0x008002D2 TOP9 Reload Register
|
|
TOP9RL.TOP9RL_15 15
|
|
TOP9RL.TOP9RL_14 14
|
|
TOP9RL.TOP9RL_13 13
|
|
TOP9RL.TOP9RL_12 12
|
|
TOP9RL.TOP9RL_11 11
|
|
TOP9RL.TOP9RL_10 10
|
|
TOP9RL.TOP9RL_9 9
|
|
TOP9RL.TOP9RL_8 8
|
|
TOP9RL.TOP9RL_7 7
|
|
TOP9RL.TOP9RL_6 6
|
|
TOP9RL.TOP9RL_5 5
|
|
TOP9RL.TOP9RL_4 4
|
|
TOP9RL.TOP9RL_3 3
|
|
TOP9RL.TOP9RL_2 2
|
|
TOP9RL.TOP9RL_1 1
|
|
TOP9RL.TOP9RL_0 0
|
|
RESERVED008002D4 0x008002D4 RESERVED
|
|
RESERVED008002D5 0x008002D5 RESERVED
|
|
TOP9CC 0x008002D6 TOP9 Correction Register
|
|
TOP9CC.TOP9CC_15 15
|
|
TOP9CC.TOP9CC_14 14
|
|
TOP9CC.TOP9CC_13 13
|
|
TOP9CC.TOP9CC_12 12
|
|
TOP9CC.TOP9CC_11 11
|
|
TOP9CC.TOP9CC_10 10
|
|
TOP9CC.TOP9CC_9 9
|
|
TOP9CC.TOP9CC_8 8
|
|
TOP9CC.TOP9CC_7 7
|
|
TOP9CC.TOP9CC_6 6
|
|
TOP9CC.TOP9CC_5 5
|
|
TOP9CC.TOP9CC_4 4
|
|
TOP9CC.TOP9CC_3 3
|
|
TOP9CC.TOP9CC_2 2
|
|
TOP9CC.TOP9CC_1 1
|
|
TOP9CC.TOP9CC_0 0
|
|
RESERVED008002D8 0x008002D8 RESERVED
|
|
RESERVED008002D9 0x008002D9 RESERVED
|
|
RESERVED008002DA 0x008002DA RESERVED
|
|
RESERVED008002DB 0x008002DB RESERVED
|
|
RESERVED008002DC 0x008002DC RESERVED
|
|
RESERVED008002DD 0x008002DD RESERVED
|
|
RESERVED008002DE 0x008002DE RESERVED
|
|
RESERVED008002DF 0x008002DF RESERVED
|
|
TOP10CT 0x008002E0 TOP10 Counter
|
|
TOP10CT.TOP10CT_15 15
|
|
TOP10CT.TOP10CT_14 14
|
|
TOP10CT.TOP10CT_13 13
|
|
TOP10CT.TOP10CT_12 12
|
|
TOP10CT.TOP10CT_11 11
|
|
TOP10CT.TOP10CT_10 10
|
|
TOP10CT.TOP10CT_9 9
|
|
TOP10CT.TOP10CT_8 8
|
|
TOP10CT.TOP10CT_7 7
|
|
TOP10CT.TOP10CT_6 6
|
|
TOP10CT.TOP10CT_5 5
|
|
TOP10CT.TOP10CT_4 4
|
|
TOP10CT.TOP10CT_3 3
|
|
TOP10CT.TOP10CT_2 2
|
|
TOP10CT.TOP10CT_1 1
|
|
TOP10CT.TOP10CT_0 0
|
|
TOP10RL 0x008002E2 TOP10 Reload Register
|
|
TOP10RL.TOP10RL_15 15
|
|
TOP10RL.TOP10RL_14 14
|
|
TOP10RL.TOP10RL_13 13
|
|
TOP10RL.TOP10RL_12 12
|
|
TOP10RL.TOP10RL_11 11
|
|
TOP10RL.TOP10RL_10 10
|
|
TOP10RL.TOP10RL_9 9
|
|
TOP10RL.TOP10RL_8 8
|
|
TOP10RL.TOP10RL_7 7
|
|
TOP10RL.TOP10RL_6 6
|
|
TOP10RL.TOP10RL_5 5
|
|
TOP10RL.TOP10RL_4 4
|
|
TOP10RL.TOP10RL_3 3
|
|
TOP10RL.TOP10RL_2 2
|
|
TOP10RL.TOP10RL_1 1
|
|
TOP10RL.TOP10RL_0 0
|
|
RESERVED008002E4 0x008002E4 RESERVED
|
|
RESERVED008002E5 0x008002E5 RESERVED
|
|
TOP10CC 0x008002E6 TOP10 Correction Register
|
|
TOP10CC.TOP10CC_15 15
|
|
TOP10CC.TOP10CC_14 14
|
|
TOP10CC.TOP10CC_13 13
|
|
TOP10CC.TOP10CC_12 12
|
|
TOP10CC.TOP10CC_11 11
|
|
TOP10CC.TOP10CC_10 10
|
|
TOP10CC.TOP10CC_9 9
|
|
TOP10CC.TOP10CC_8 8
|
|
TOP10CC.TOP10CC_7 7
|
|
TOP10CC.TOP10CC_6 6
|
|
TOP10CC.TOP10CC_5 5
|
|
TOP10CC.TOP10CC_4 4
|
|
TOP10CC.TOP10CC_3 3
|
|
TOP10CC.TOP10CC_2 2
|
|
TOP10CC.TOP10CC_1 1
|
|
TOP10CC.TOP10CC_0 0
|
|
RESERVED008002E8 0x008002E8 RESERVED
|
|
RESERVED008002E9 0x008002E9 RESERVED
|
|
TOP810CR 0x008002EA TOP8-10 Control Register
|
|
TOP810CR.TOP810CKS_15 15 TOP8-10 clock source selection
|
|
TOP810CR.TOP810CKS_14 14 TOP8-10 clock source selection
|
|
TOP810CR.TOP810ENS 11 TOP8-10 enable source selection
|
|
TOP810CR.TOP8M_7 7 TOP8 operation mode selection
|
|
TOP810CR.TOP8M_6 6 TOP8 operation mode selection
|
|
TOP810CR.TOP9M_5 5 TOP9 operation mode selection
|
|
TOP810CR.TOP9M_4 4 TOP9 operation mode selection
|
|
TOP810CR.TOP10M_3 3 TOP10 operation mode selection
|
|
TOP810CR.TOP10M_2 2 TOP10 operation mode selection
|
|
RESERVED008002EC 0x008002EC RESERVED
|
|
RESERVED008002ED 0x008002ED RESERVED
|
|
RESERVED008002F0 0x008002F0 RESERVED
|
|
RESERVED008002F1 0x008002F1 RESERVED
|
|
RESERVED008002F2 0x008002F2 RESERVED
|
|
RESERVED008002F3 0x008002F3 RESERVED
|
|
RESERVED008002F4 0x008002F4 RESERVED
|
|
RESERVED008002F5 0x008002F5 RESERVED
|
|
RESERVED008002F6 0x008002F6 RESERVED
|
|
RESERVED008002F7 0x008002F7 RESERVED
|
|
RESERVED008002F8 0x008002F8 RESERVED
|
|
RESERVED008002F9 0x008002F9 RESERVED
|
|
TOPEEN 0x008002FA TOP0-10 External Enable Register
|
|
TOPEEN.TOP0EEN 15 TOP0 external enable permit
|
|
TOPEEN.TOP1EEN 14 TOP1 external enable permit
|
|
TOPEEN.TOP2EEN 13 TOP2 external enable permit
|
|
TOPEEN.TOP3EEN 12 TOP3 external enable permit
|
|
TOPEEN.TOP4EEN 11 TOP4 external enable permit
|
|
TOPEEN.TOP5EEN 10 TOP5 external enable permit
|
|
TOPEEN.TOP6EEN 9 TOP6 external enable permit
|
|
TOPEEN.TOP7EEN 8 TOP7 external enable permit
|
|
TOPEEN.TOP8EEN 7 TOP8 external enable permit
|
|
TOPEEN.TOP9EEN 6 TOP9 external enable permit
|
|
TOPEEN.TOP10EEN 5 TOP10 external enable permit
|
|
TOPPRO 0x008002FC TOP0-10 Enable Protect Register
|
|
TOPPRO.TOP0PRO 15 TOP0 enable protect
|
|
TOPPRO.TOP1PRO 14 TOP1 enable protect
|
|
TOPPRO.TOP2PRO 13 TOP2 enable protect
|
|
TOPPRO.TOP3PRO 12 TOP3 enable protect
|
|
TOPPRO.TOP4PRO 11 TOP4 enable protect
|
|
TOPPRO.TOP5PRO 10 TOP5 enable protect
|
|
TOPPRO.TOP6PRO 9 TOP6 enable protect
|
|
TOPPRO.TOP7PRO 8 TOP7 enable protect
|
|
TOPPRO.TOP8PRO 7 TOP8 enable protect
|
|
TOPPRO.TOP9PRO 6 TOP9 enable protect
|
|
TOPPRO.TOP10PRO 5 TO10P enable protect
|
|
TOPCEN 0x008002FE TOP0-10 Count Enable Register
|
|
TOPCEN.TOP0CEN 15 TOP0 count enable
|
|
TOPCEN.TOP1CEN 14 TOP1 count enable
|
|
TOPCEN.TOP2CEN 13 TOP2 count enable
|
|
TOPCEN.TOP3CEN 12 TOP3 count enable
|
|
TOPCEN.TOP4CEN 11 TOP4 count enable
|
|
TOPCEN.TOP5CEN 10 TOP5 count enable
|
|
TOPCEN.TOP6CEN 9 TOP6 count enable
|
|
TOPCEN.TOP7CEN 8 TOP7 count enable
|
|
TOPCEN.TOP8CEN 7 TOP8 count enable
|
|
TOPCEN.TOP9CEN 6 TOP9 count enable
|
|
TOPCEN.TOP10CEN 5 TOP10 count enable
|
|
TIO0CT 0x00800300 TIO0 Counter
|
|
TIO0CT.TIO0CT_15 15
|
|
TIO0CT.TIO0CT_14 14
|
|
TIO0CT.TIO0CT_13 13
|
|
TIO0CT.TIO0CT_12 12
|
|
TIO0CT.TIO0CT_11 11
|
|
TIO0CT.TIO0CT_10 10
|
|
TIO0CT.TIO0CT_9 9
|
|
TIO0CT.TIO0CT_8 8
|
|
TIO0CT.TIO0CT_7 7
|
|
TIO0CT.TIO0CT_6 6
|
|
TIO0CT.TIO0CT_5 5
|
|
TIO0CT.TIO0CT_4 4
|
|
TIO0CT.TIO0CT_3 3
|
|
TIO0CT.TIO0CT_2 2
|
|
TIO0CT.TIO0CT_1 1
|
|
TIO0CT.TIO0CT_0 0
|
|
RESERVED00800302 0x00800302 RESERVED
|
|
RESERVED00800303 0x00800303 RESERVED
|
|
TIO0RL1 0x00800304 TIO0 Reload Register
|
|
TIO0RL1.TIO0RL1_15 15
|
|
TIO0RL1.TIO0RL1_14 14
|
|
TIO0RL1.TIO0RL1_13 13
|
|
TIO0RL1.TIO0RL1_12 12
|
|
TIO0RL1.TIO0RL1_11 11
|
|
TIO0RL1.TIO0RL1_10 10
|
|
TIO0RL1.TIO0RL1_9 9
|
|
TIO0RL1.TIO0RL1_8 8
|
|
TIO0RL1.TIO0RL1_7 7
|
|
TIO0RL1.TIO0RL1_6 6
|
|
TIO0RL1.TIO0RL1_5 5
|
|
TIO0RL1.TIO0RL1_4 4
|
|
TIO0RL1.TIO0RL1_3 3
|
|
TIO0RL1.TIO0RL1_2 2
|
|
TIO0RL1.TIO0RL1_1 1
|
|
TIO0RL1.TIO0RL1_0 0
|
|
TIO0RL0 0x00800306 TIO0 Reload 0/Measure Register
|
|
TIO0RL0.TIO0RL0_15 15
|
|
TIO0RL0.TIO0RL0_14 14
|
|
TIO0RL0.TIO0RL0_13 13
|
|
TIO0RL0.TIO0RL0_12 12
|
|
TIO0RL0.TIO0RL0_11 11
|
|
TIO0RL0.TIO0RL0_10 10
|
|
TIO0RL0.TIO0RL0_9 9
|
|
TIO0RL0.TIO0RL0_8 8
|
|
TIO0RL0.TIO0RL0_7 7
|
|
TIO0RL0.TIO0RL0_6 6
|
|
TIO0RL0.TIO0RL0_5 5
|
|
TIO0RL0.TIO0RL0_4 4
|
|
TIO0RL0.TIO0RL0_3 3
|
|
TIO0RL0.TIO0RL0_2 2
|
|
TIO0RL0.TIO0RL0_1 1
|
|
TIO0RL0.TIO0RL0_0 0
|
|
RESERVED00800308 0x00800308 RESERVED
|
|
RESERVED00800309 0x00800309 RESERVED
|
|
RESERVED0080030A 0x0080030A RESERVED
|
|
RESERVED0080030B 0x0080030B RESERVED
|
|
RESERVED0080030C 0x0080030C RESERVED
|
|
RESERVED0080030D 0x0080030D RESERVED
|
|
RESERVED0080030E 0x0080030E RESERVED
|
|
RESERVED0080030F 0x0080030F RESERVED
|
|
TIO1CT 0x00800310 TIO1 Counter
|
|
TIO1CT.TIO1CT_15 15
|
|
TIO1CT.TIO1CT_14 14
|
|
TIO1CT.TIO1CT_13 13
|
|
TIO1CT.TIO1CT_12 12
|
|
TIO1CT.TIO1CT_11 11
|
|
TIO1CT.TIO1CT_10 10
|
|
TIO1CT.TIO1CT_9 9
|
|
TIO1CT.TIO1CT_8 8
|
|
TIO1CT.TIO1CT_7 7
|
|
TIO1CT.TIO1CT_6 6
|
|
TIO1CT.TIO1CT_5 5
|
|
TIO1CT.TIO1CT_4 4
|
|
TIO1CT.TIO1CT_3 3
|
|
TIO1CT.TIO1CT_2 2
|
|
TIO1CT.TIO1CT_1 1
|
|
TIO1CT.TIO1CT_0 0
|
|
RESERVED00800312 0x00800312 RESERVED
|
|
RESERVED00800313 0x00800313 RESERVED
|
|
TIO1RL1 0x00800314 TIO1 Reload Register
|
|
TIO1RL1.TIO1RL1_15 15
|
|
TIO1RL1.TIO1RL1_14 14
|
|
TIO1RL1.TIO1RL1_13 13
|
|
TIO1RL1.TIO1RL1_12 12
|
|
TIO1RL1.TIO1RL1_11 11
|
|
TIO1RL1.TIO1RL1_10 10
|
|
TIO1RL1.TIO1RL1_9 9
|
|
TIO1RL1.TIO1RL1_8 8
|
|
TIO1RL1.TIO1RL1_7 7
|
|
TIO1RL1.TIO1RL1_6 6
|
|
TIO1RL1.TIO1RL1_5 5
|
|
TIO1RL1.TIO1RL1_4 4
|
|
TIO1RL1.TIO1RL1_3 3
|
|
TIO1RL1.TIO1RL1_2 2
|
|
TIO1RL1.TIO1RL1_1 1
|
|
TIO1RL1.TIO1RL1_0 0
|
|
TIO1RL0 0x00800316 TIO1 Reload 0/Measure Register
|
|
TIO1RL0.TIO1RL0_15 15
|
|
TIO1RL0.TIO1RL0_14 14
|
|
TIO1RL0.TIO1RL0_13 13
|
|
TIO1RL0.TIO1RL0_12 12
|
|
TIO1RL0.TIO1RL0_11 11
|
|
TIO1RL0.TIO1RL0_10 10
|
|
TIO1RL0.TIO1RL0_9 9
|
|
TIO1RL0.TIO1RL0_8 8
|
|
TIO1RL0.TIO1RL0_7 7
|
|
TIO1RL0.TIO1RL0_6 6
|
|
TIO1RL0.TIO1RL0_5 5
|
|
TIO1RL0.TIO1RL0_4 4
|
|
TIO1RL0.TIO1RL0_3 3
|
|
TIO1RL0.TIO1RL0_2 2
|
|
TIO1RL0.TIO1RL0_1 1
|
|
TIO1RL0.TIO1RL0_0 0
|
|
RESERVED00800318 0x00800318 RESERVED
|
|
RESERVED00800319 0x00800319 RESERVED
|
|
TIO03CR0 0x0080031A TIO0-3 Control Register 0
|
|
TIO03CR0.TIO0M_15 15 TIO0 operation mode selection
|
|
TIO03CR0.TIO0M_14 14 TIO0 operation mode selection
|
|
TIO03CR0.TIO0M_13 13 TIO0 operation mode selection
|
|
TIO03CR0.TIO0ENS 12 TIO0 enable/ measure input source selection
|
|
TIO03CR0.TIO1M_11 11 TIO1 operation mode selection
|
|
TIO03CR0.TIO1M_10 10 TIO1 operation mode selection
|
|
TIO03CR0.TIO1M_9 9 TIO1 operation mode selection
|
|
TIO03CR0.TIO1ENS 8 TIO1 enable/ measure input source selection
|
|
TIO03CR0.TIO2M_7 7 TIO2 operation mode selection
|
|
TIO03CR0.TIO2M_6 6 TIO2 operation mode selection
|
|
TIO03CR0.TIO2M_5 5 TIO2 operation mode selection
|
|
TIO03CR0.TIO2ENS 4 TIO2 enable/ measure input source selection
|
|
TIO03CR0.TIO3M_3 3 TIO3 operation mode selection
|
|
TIO03CR0.TIO3M_2 2 TIO3 operation mode selection
|
|
TIO03CR0.TIO3M_1 1 TIO3 operation mode selection
|
|
TIO03CR0.TIO3EEN 0 TIO3 enable/ measure input source selection
|
|
RESERVED0080031B 0x0080031B RESERVED
|
|
RESERVED0080031C 0x0080031C RESERVED
|
|
TIO03CR1 0x0080031D TIO0-3 Control Register 1
|
|
TIO03CR1.TIO03CKS_15 15 TIO0-3 clock source selection
|
|
TIO03CR1.TIO03CKS_14 14 TIO0-3 clock source selection
|
|
RESERVED0080031E 0x0080031E RESERVED
|
|
RESERVED0080031F 0x0080031F RESERVED
|
|
TIO2CT 0x00800320 TIO2 Counter
|
|
TIO2CT.TIO2CT_15 15
|
|
TIO2CT.TIO2CT_14 14
|
|
TIO2CT.TIO2CT_13 13
|
|
TIO2CT.TIO2CT_12 12
|
|
TIO2CT.TIO2CT_11 11
|
|
TIO2CT.TIO2CT_10 10
|
|
TIO2CT.TIO2CT_9 9
|
|
TIO2CT.TIO2CT_8 8
|
|
TIO2CT.TIO2CT_7 7
|
|
TIO2CT.TIO2CT_6 6
|
|
TIO2CT.TIO2CT_5 5
|
|
TIO2CT.TIO2CT_4 4
|
|
TIO2CT.TIO2CT_3 3
|
|
TIO2CT.TIO2CT_2 2
|
|
TIO2CT.TIO2CT_1 1
|
|
TIO2CT.TIO2CT_0 0
|
|
RESERVED00800322 0x00800322 RESERVED
|
|
RESERVED00800323 0x00800323 RESERVED
|
|
TIO2RL1 0x00800324 TIO2 Reload 1 Register
|
|
TIO2RL1.TIO2RL1_15 15
|
|
TIO2RL1.TIO2RL1_14 14
|
|
TIO2RL1.TIO2RL1_13 13
|
|
TIO2RL1.TIO2RL1_12 12
|
|
TIO2RL1.TIO2RL1_11 11
|
|
TIO2RL1.TIO2RL1_10 10
|
|
TIO2RL1.TIO2RL1_9 9
|
|
TIO2RL1.TIO2RL1_8 8
|
|
TIO2RL1.TIO2RL1_7 7
|
|
TIO2RL1.TIO2RL1_6 6
|
|
TIO2RL1.TIO2RL1_5 5
|
|
TIO2RL1.TIO2RL1_4 4
|
|
TIO2RL1.TIO2RL1_3 3
|
|
TIO2RL1.TIO2RL1_2 2
|
|
TIO2RL1.TIO2RL1_1 1
|
|
TIO2RL1.TIO2RL1_0 0
|
|
TIO2RL0 0x00800326 TIO2 Reload 0/Measure Register
|
|
TIO2RL0.TIO2RL0_15 15
|
|
TIO2RL0.TIO2RL0_14 14
|
|
TIO2RL0.TIO2RL0_13 13
|
|
TIO2RL0.TIO2RL0_12 12
|
|
TIO2RL0.TIO2RL0_11 11
|
|
TIO2RL0.TIO2RL0_10 10
|
|
TIO2RL0.TIO2RL0_9 9
|
|
TIO2RL0.TIO2RL0_8 8
|
|
TIO2RL0.TIO2RL0_7 7
|
|
TIO2RL0.TIO2RL0_6 6
|
|
TIO2RL0.TIO2RL0_5 5
|
|
TIO2RL0.TIO2RL0_4 4
|
|
TIO2RL0.TIO2RL0_3 3
|
|
TIO2RL0.TIO2RL0_2 2
|
|
TIO2RL0.TIO2RL0_1 1
|
|
TIO2RL0.TIO2RL0_0 0
|
|
RESERVED00800328 0x00800328 RESERVED
|
|
RESERVED00800329 0x00800329 RESERVED
|
|
RESERVED0080032A 0x0080032A RESERVED
|
|
RESERVED0080032B 0x0080032B RESERVED
|
|
RESERVED0080032C 0x0080032C RESERVED
|
|
RESERVED0080032D 0x0080032D RESERVED
|
|
RESERVED0080032E 0x0080032E RESERVED
|
|
RESERVED0080032F 0x0080032F RESERVED
|
|
TIO3CT 0x00800330 TIO3 Counter
|
|
TIO3CT.TIO3CT_15 15
|
|
TIO3CT.TIO3CT_14 14
|
|
TIO3CT.TIO3CT_13 13
|
|
TIO3CT.TIO3CT_12 12
|
|
TIO3CT.TIO3CT_11 11
|
|
TIO3CT.TIO3CT_10 10
|
|
TIO3CT.TIO3CT_9 9
|
|
TIO3CT.TIO3CT_8 8
|
|
TIO3CT.TIO3CT_7 7
|
|
TIO3CT.TIO3CT_6 6
|
|
TIO3CT.TIO3CT_5 5
|
|
TIO3CT.TIO3CT_4 4
|
|
TIO3CT.TIO3CT_3 3
|
|
TIO3CT.TIO3CT_2 2
|
|
TIO3CT.TIO3CT_1 1
|
|
TIO3CT.TIO3CT_0 0
|
|
RESERVED00800332 0x00800332 RESERVED
|
|
RESERVED00800333 0x00800333 RESERVED
|
|
TIO3RL1 0x00800334 TIO3 Reload 1 Register
|
|
TIO3RL1.TIO3RL1_15 15
|
|
TIO3RL1.TIO3RL1_14 14
|
|
TIO3RL1.TIO3RL1_13 13
|
|
TIO3RL1.TIO3RL1_12 12
|
|
TIO3RL1.TIO3RL1_11 11
|
|
TIO3RL1.TIO3RL1_10 10
|
|
TIO3RL1.TIO3RL1_9 9
|
|
TIO3RL1.TIO3RL1_8 8
|
|
TIO3RL1.TIO3RL1_7 7
|
|
TIO3RL1.TIO3RL1_6 6
|
|
TIO3RL1.TIO3RL1_5 5
|
|
TIO3RL1.TIO3RL1_4 4
|
|
TIO3RL1.TIO3RL1_3 3
|
|
TIO3RL1.TIO3RL1_2 2
|
|
TIO3RL1.TIO3RL1_1 1
|
|
TIO3RL1.TIO3RL1_0 0
|
|
TIO3RL0 0x00800336 TIO3 Reload 0/Measure Register
|
|
TIO3RL0.TIO3RL0_15 15
|
|
TIO3RL0.TIO3RL0_14 14
|
|
TIO3RL0.TIO3RL0_13 13
|
|
TIO3RL0.TIO3RL0_12 12
|
|
TIO3RL0.TIO3RL0_11 11
|
|
TIO3RL0.TIO3RL0_10 10
|
|
TIO3RL0.TIO3RL0_9 9
|
|
TIO3RL0.TIO3RL0_8 8
|
|
TIO3RL0.TIO3RL0_7 7
|
|
TIO3RL0.TIO3RL0_6 6
|
|
TIO3RL0.TIO3RL0_5 5
|
|
TIO3RL0.TIO3RL0_4 4
|
|
TIO3RL0.TIO3RL0_3 3
|
|
TIO3RL0.TIO3RL0_2 2
|
|
TIO3RL0.TIO3RL0_1 1
|
|
TIO3RL0.TIO3RL0_0 0
|
|
RESERVED00800338 0x00800338 RESERVED
|
|
RESERVED00800339 0x00800339 RESERVED
|
|
RESERVED0080033A 0x0080033A RESERVED
|
|
RESERVED0080033B 0x0080033B RESERVED
|
|
RESERVED0080033C 0x0080033C RESERVED
|
|
RESERVED0080033D 0x0080033D RESERVED
|
|
RESERVED0080033E 0x0080033E RESERVED
|
|
RESERVED0080033F 0x0080033F RESERVED
|
|
TIO4CT 0x00800340 TIO4 Counter
|
|
TIO4CT.TIO4CT_15 15
|
|
TIO4CT.TIO4CT_14 14
|
|
TIO4CT.TIO4CT_13 13
|
|
TIO4CT.TIO4CT_12 12
|
|
TIO4CT.TIO4CT_11 11
|
|
TIO4CT.TIO4CT_10 10
|
|
TIO4CT.TIO4CT_9 9
|
|
TIO4CT.TIO4CT_8 8
|
|
TIO4CT.TIO4CT_7 7
|
|
TIO4CT.TIO4CT_6 6
|
|
TIO4CT.TIO4CT_5 5
|
|
TIO4CT.TIO4CT_4 4
|
|
TIO4CT.TIO4CT_3 3
|
|
TIO4CT.TIO4CT_2 2
|
|
TIO4CT.TIO4CT_1 1
|
|
TIO4CT.TIO4CT_0 0
|
|
RESERVED00800342 0x00800342 RESERVED
|
|
RESERVED00800343 0x00800343 RESERVED
|
|
TIO4RL1 0x00800344 TIO4 Reload 1 Register
|
|
TIO4RL1.TIO4RL1_15 15
|
|
TIO4RL1.TIO4RL1_14 14
|
|
TIO4RL1.TIO4RL1_13 13
|
|
TIO4RL1.TIO4RL1_12 12
|
|
TIO4RL1.TIO4RL1_11 11
|
|
TIO4RL1.TIO4RL1_10 10
|
|
TIO4RL1.TIO4RL1_9 9
|
|
TIO4RL1.TIO4RL1_8 8
|
|
TIO4RL1.TIO4RL1_7 7
|
|
TIO4RL1.TIO4RL1_6 6
|
|
TIO4RL1.TIO4RL1_5 5
|
|
TIO4RL1.TIO4RL1_4 4
|
|
TIO4RL1.TIO4RL1_3 3
|
|
TIO4RL1.TIO4RL1_2 2
|
|
TIO4RL1.TIO4RL1_1 1
|
|
TIO4RL1.TIO4RL1_0 0
|
|
TIO4RL0 0x00800346 TIO4 Reload 0/Measure Register
|
|
TIO4RL0.TIO4RL0_15 15
|
|
TIO4RL0.TIO4RL0_14 14
|
|
TIO4RL0.TIO4RL0_13 13
|
|
TIO4RL0.TIO4RL0_12 12
|
|
TIO4RL0.TIO4RL0_11 11
|
|
TIO4RL0.TIO4RL0_10 10
|
|
TIO4RL0.TIO4RL0_9 9
|
|
TIO4RL0.TIO4RL0_8 8
|
|
TIO4RL0.TIO4RL0_7 7
|
|
TIO4RL0.TIO4RL0_6 6
|
|
TIO4RL0.TIO4RL0_5 5
|
|
TIO4RL0.TIO4RL0_4 4
|
|
TIO4RL0.TIO4RL0_3 3
|
|
TIO4RL0.TIO4RL0_2 2
|
|
TIO4RL0.TIO4RL0_1 1
|
|
TIO4RL0.TIO4RL0_0 0
|
|
RESERVED00800348 0x00800348 RESERVED
|
|
RESERVED00800349 0x00800349 RESERVED
|
|
TIO4CR 0x0080034A TIO4 Control Register
|
|
TIO4CR.TIO4M_7 7 TIO4 operation mode selection
|
|
TIO4CR.TIO4M_6 6 TIO4 operation mode selection
|
|
TIO4CR.TIO4M_5 5 TIO4 operation mode selection
|
|
TIO4CR.TIO34ENS_4 4 TIO3,4 enable/measure input source selection
|
|
TIO4CR.TIO34ENS_3 3 TIO3,4 enable/measure input source selection
|
|
TIO4CR.TIO4EEN 2 TIO4 external input enable
|
|
TIO4CR.TIO4CKS_1 1 TIO4 clock source selection
|
|
TIO4CR.TIO4CKS_0 0 TIO4 clock source selection
|
|
TIO5CR 0x0080034B TIO5 Control Register
|
|
TIO5CR.TIO5M_15 15 TIO5 operation mode selection
|
|
TIO5CR.TIO5M_14 14 TIO5 operation mode selection
|
|
TIO5CR.TIO5M_13 13 TIO5 operation mode selection
|
|
TIO5CR.TIO5ENS_12 12 TIO5 enable/measure input source selection
|
|
TIO5CR.TIO5ENS_11 11 TIO5 enable/measure input source selection
|
|
TIO5CR.TIO5CKS_10 10 TIO5 clock source selection
|
|
TIO5CR.TIO5CKS_9 9 TIO5 clock source selection
|
|
TIO5CR.TIO5CKS_8 8 TIO5 clock source selection
|
|
RESERVED0080034C 0x0080034C RESERVED
|
|
RESERVED0080034D 0x0080034D RESERVED
|
|
RESERVED0080034E 0x0080034E RESERVED
|
|
RESERVED0080034F 0x0080034F RESERVED
|
|
TIO5CT 0x00800350 TIO5 Counter
|
|
TIO5CT.TIO5CT_15 15
|
|
TIO5CT.TIO5CT_14 14
|
|
TIO5CT.TIO5CT_13 13
|
|
TIO5CT.TIO5CT_12 12
|
|
TIO5CT.TIO5CT_11 11
|
|
TIO5CT.TIO5CT_10 10
|
|
TIO5CT.TIO5CT_9 9
|
|
TIO5CT.TIO5CT_8 8
|
|
TIO5CT.TIO5CT_7 7
|
|
TIO5CT.TIO5CT_6 6
|
|
TIO5CT.TIO5CT_5 5
|
|
TIO5CT.TIO5CT_4 4
|
|
TIO5CT.TIO5CT_3 3
|
|
TIO5CT.TIO5CT_2 2
|
|
TIO5CT.TIO5CT_1 1
|
|
TIO5CT.TIO5CT_0 0
|
|
RESERVED00800352 0x00800352 RESERVED
|
|
RESERVED00800353 0x00800353 RESERVED
|
|
TIO5RL1 0x00800354 TIO5 Reload 1 Register
|
|
TIO5RL1.TIO5RL1_15 15
|
|
TIO5RL1.TIO5RL1_14 14
|
|
TIO5RL1.TIO5RL1_13 13
|
|
TIO5RL1.TIO5RL1_12 12
|
|
TIO5RL1.TIO5RL1_11 11
|
|
TIO5RL1.TIO5RL1_10 10
|
|
TIO5RL1.TIO5RL1_9 9
|
|
TIO5RL1.TIO5RL1_8 8
|
|
TIO5RL1.TIO5RL1_7 7
|
|
TIO5RL1.TIO5RL1_6 6
|
|
TIO5RL1.TIO5RL1_5 5
|
|
TIO5RL1.TIO5RL1_4 4
|
|
TIO5RL1.TIO5RL1_3 3
|
|
TIO5RL1.TIO5RL1_2 2
|
|
TIO5RL1.TIO5RL1_1 1
|
|
TIO5RL1.TIO5RL1_0 0
|
|
TIO5RL0 0x00800356 TIO5 Reload 0/Measure Register
|
|
TIO5RL0.TIO5RL0_15 15
|
|
TIO5RL0.TIO5RL0_14 14
|
|
TIO5RL0.TIO5RL0_13 13
|
|
TIO5RL0.TIO5RL0_12 12
|
|
TIO5RL0.TIO5RL0_11 11
|
|
TIO5RL0.TIO5RL0_10 10
|
|
TIO5RL0.TIO5RL0_9 9
|
|
TIO5RL0.TIO5RL0_8 8
|
|
TIO5RL0.TIO5RL0_7 7
|
|
TIO5RL0.TIO5RL0_6 6
|
|
TIO5RL0.TIO5RL0_5 5
|
|
TIO5RL0.TIO5RL0_4 4
|
|
TIO5RL0.TIO5RL0_3 3
|
|
TIO5RL0.TIO5RL0_2 2
|
|
TIO5RL0.TIO5RL0_1 1
|
|
TIO5RL0.TIO5RL0_0 0
|
|
RESERVED00800358 0x00800358 RESERVED
|
|
RESERVED00800359 0x00800359 RESERVED
|
|
RESERVED0080035A 0x0080035A RESERVED
|
|
RESERVED0080035B 0x0080035B RESERVED
|
|
RESERVED0080035C 0x0080035C RESERVED
|
|
RESERVED0080035D 0x0080035D RESERVED
|
|
RESERVED0080035E 0x0080035E RESERVED
|
|
RESERVED0080035F 0x0080035F RESERVED
|
|
TIO6CT 0x00800360 TIO6 Counter
|
|
TIO6CT.TIO6CT_15 15
|
|
TIO6CT.TIO6CT_14 14
|
|
TIO6CT.TIO6CT_13 13
|
|
TIO6CT.TIO6CT_12 12
|
|
TIO6CT.TIO6CT_11 11
|
|
TIO6CT.TIO6CT_10 10
|
|
TIO6CT.TIO6CT_9 9
|
|
TIO6CT.TIO6CT_8 8
|
|
TIO6CT.TIO6CT_7 7
|
|
TIO6CT.TIO6CT_6 6
|
|
TIO6CT.TIO6CT_5 5
|
|
TIO6CT.TIO6CT_4 4
|
|
TIO6CT.TIO6CT_3 3
|
|
TIO6CT.TIO6CT_2 2
|
|
TIO6CT.TIO6CT_1 1
|
|
TIO6CT.TIO6CT_0 0
|
|
RESERVED00800362 0x00800362 RESERVED
|
|
RESERVED00800363 0x00800363 RESERVED
|
|
TIO6RL1 0x00800364 TIO6 Reload 1 Register
|
|
TIO6RL1.TIO6RL1_15 15
|
|
TIO6RL1.TIO6RL1_14 14
|
|
TIO6RL1.TIO6RL1_13 13
|
|
TIO6RL1.TIO6RL1_12 12
|
|
TIO6RL1.TIO6RL1_11 11
|
|
TIO6RL1.TIO6RL1_10 10
|
|
TIO6RL1.TIO6RL1_9 9
|
|
TIO6RL1.TIO6RL1_8 8
|
|
TIO6RL1.TIO6RL1_7 7
|
|
TIO6RL1.TIO6RL1_6 6
|
|
TIO6RL1.TIO6RL1_5 5
|
|
TIO6RL1.TIO6RL1_4 4
|
|
TIO6RL1.TIO6RL1_3 3
|
|
TIO6RL1.TIO6RL1_2 2
|
|
TIO6RL1.TIO6RL1_1 1
|
|
TIO6RL1.TIO6RL1_0 0
|
|
TIO6RL0 0x00800366 TIO6 Reload 0/Measure Register
|
|
TIO6RL0.TIO6RL0_15 15
|
|
TIO6RL0.TIO6RL0_14 14
|
|
TIO6RL0.TIO6RL0_13 13
|
|
TIO6RL0.TIO6RL0_12 12
|
|
TIO6RL0.TIO6RL0_11 11
|
|
TIO6RL0.TIO6RL0_10 10
|
|
TIO6RL0.TIO6RL0_9 9
|
|
TIO6RL0.TIO6RL0_8 8
|
|
TIO6RL0.TIO6RL0_7 7
|
|
TIO6RL0.TIO6RL0_6 6
|
|
TIO6RL0.TIO6RL0_5 5
|
|
TIO6RL0.TIO6RL0_4 4
|
|
TIO6RL0.TIO6RL0_3 3
|
|
TIO6RL0.TIO6RL0_2 2
|
|
TIO6RL0.TIO6RL0_1 1
|
|
TIO6RL0.TIO6RL0_0 0
|
|
RESERVED00800368 0x00800368 RESERVED
|
|
RESERVED00800369 0x00800369 RESERVED
|
|
TIO6CR 0x0080036A TIO6 Control Register
|
|
TIO6CR.TIO6M_7 7 TIO6 operation mode selection
|
|
TIO6CR.TIO6M_6 6 TIO6 operation mode selection
|
|
TIO6CR.TIO6M_5 5 TIO6 operation mode selection
|
|
TIO6CR.TIO6ENS_4 4 TIO6 enable/measure input source selection
|
|
TIO6CR.TIO6ENS_3 3 TIO6 enable/measure input source selection
|
|
TIO6CR.TIO6CKS_2 2 TIO6 clock source selection
|
|
TIO6CR.TIO6CKS_1 1 TIO6 clock source selection
|
|
TIO6CR.TIO6CKS_0 0 TIO6 clock source selection
|
|
TIO7CR 0x0080036B TIO7 Control Register
|
|
TIO7CR.TIO7M_15 15 TIO7 operation mode selection
|
|
TIO7CR.TIO7M_14 14 TIO7 operation mode selection
|
|
TIO7CR.TIO7M_13 13 TIO7 operation mode selection
|
|
TIO7CR.TIO7ENS_12 12 TIO7 enable/measure input source selection
|
|
TIO7CR.TIO7ENS_11 11 TIO7 enable/measure input source selection
|
|
TIO7CR.TIO7CKS_10 10 TIO7 clock source selection
|
|
TIO7CR.TIO7CKS_9 9 TIO7 clock source selection
|
|
RESERVED0080036C 0x0080036C RESERVED
|
|
RESERVED0080036D 0x0080036D RESERVED
|
|
RESERVED0080036E 0x0080036E RESERVED
|
|
RESERVED0080036F 0x0080036F RESERVED
|
|
TIO7CT 0x00800370 TIO7 Counter
|
|
TIO7CT.TIO7CT_15 15
|
|
TIO7CT.TIO7CT_14 14
|
|
TIO7CT.TIO7CT_13 13
|
|
TIO7CT.TIO7CT_12 12
|
|
TIO7CT.TIO7CT_11 11
|
|
TIO7CT.TIO7CT_10 10
|
|
TIO7CT.TIO7CT_9 9
|
|
TIO7CT.TIO7CT_8 8
|
|
TIO7CT.TIO7CT_7 7
|
|
TIO7CT.TIO7CT_6 6
|
|
TIO7CT.TIO7CT_5 5
|
|
TIO7CT.TIO7CT_4 4
|
|
TIO7CT.TIO7CT_3 3
|
|
TIO7CT.TIO7CT_2 2
|
|
TIO7CT.TIO7CT_1 1
|
|
TIO7CT.TIO7CT_0 0
|
|
RESERVED00800372 0x00800372 RESERVED
|
|
RESERVED00800373 0x00800373 RESERVED
|
|
TIO7RL1 0x00800374 TIO7 Reload 1 Register
|
|
TIO7RL1.TIO7RL1_15 15
|
|
TIO7RL1.TIO7RL1_14 14
|
|
TIO7RL1.TIO7RL1_13 13
|
|
TIO7RL1.TIO7RL1_12 12
|
|
TIO7RL1.TIO7RL1_11 11
|
|
TIO7RL1.TIO7RL1_10 10
|
|
TIO7RL1.TIO7RL1_9 9
|
|
TIO7RL1.TIO7RL1_8 8
|
|
TIO7RL1.TIO7RL1_7 7
|
|
TIO7RL1.TIO7RL1_6 6
|
|
TIO7RL1.TIO7RL1_5 5
|
|
TIO7RL1.TIO7RL1_4 4
|
|
TIO7RL1.TIO7RL1_3 3
|
|
TIO7RL1.TIO7RL1_2 2
|
|
TIO7RL1.TIO7RL1_1 1
|
|
TIO7RL1.TIO7RL1_0 0
|
|
TIO7RL0 0x00800376 TIO7 Reload 0/Measure Register
|
|
TIO7RL0.TIO7RL0_15 15
|
|
TIO7RL0.TIO7RL0_14 14
|
|
TIO7RL0.TIO7RL0_13 13
|
|
TIO7RL0.TIO7RL0_12 12
|
|
TIO7RL0.TIO7RL0_11 11
|
|
TIO7RL0.TIO7RL0_10 10
|
|
TIO7RL0.TIO7RL0_9 9
|
|
TIO7RL0.TIO7RL0_8 8
|
|
TIO7RL0.TIO7RL0_7 7
|
|
TIO7RL0.TIO7RL0_6 6
|
|
TIO7RL0.TIO7RL0_5 5
|
|
TIO7RL0.TIO7RL0_4 4
|
|
TIO7RL0.TIO7RL0_3 3
|
|
TIO7RL0.TIO7RL0_2 2
|
|
TIO7RL0.TIO7RL0_1 1
|
|
TIO7RL0.TIO7RL0_0 0
|
|
RESERVED00800378 0x00800378 RESERVED
|
|
RESERVED00800379 0x00800379 RESERVED
|
|
RESERVED0080037A 0x0080037A RESERVED
|
|
RESERVED0080037B 0x0080037B RESERVED
|
|
RESERVED0080037C 0x0080037C RESERVED
|
|
RESERVED0080037D 0x0080037D RESERVED
|
|
RESERVED0080037E 0x0080037E RESERVED
|
|
RESERVED0080037F 0x0080037F RESERVED
|
|
TIO8CT 0x00800380 TIO8 Counter
|
|
TIO8CT.TIO8CT_15 15
|
|
TIO8CT.TIO8CT_14 14
|
|
TIO8CT.TIO8CT_13 13
|
|
TIO8CT.TIO8CT_12 12
|
|
TIO8CT.TIO8CT_11 11
|
|
TIO8CT.TIO8CT_10 10
|
|
TIO8CT.TIO8CT_9 9
|
|
TIO8CT.TIO8CT_8 8
|
|
TIO8CT.TIO8CT_7 7
|
|
TIO8CT.TIO8CT_6 6
|
|
TIO8CT.TIO8CT_5 5
|
|
TIO8CT.TIO8CT_4 4
|
|
TIO8CT.TIO8CT_3 3
|
|
TIO8CT.TIO8CT_2 2
|
|
TIO8CT.TIO8CT_1 1
|
|
TIO8CT.TIO8CT_0 0
|
|
RESERVED00800372 0x00800382 RESERVED
|
|
RESERVED00800373 0x00800383 RESERVED
|
|
TIO8RL1 0x00800384 TIO8 Reload 1 Register
|
|
TIO8RL1.TIO8RL1_15 15
|
|
TIO8RL1.TIO8RL1_14 14
|
|
TIO8RL1.TIO8RL1_13 13
|
|
TIO8RL1.TIO8RL1_12 12
|
|
TIO8RL1.TIO8RL1_11 11
|
|
TIO8RL1.TIO8RL1_10 10
|
|
TIO8RL1.TIO8RL1_9 9
|
|
TIO8RL1.TIO8RL1_8 8
|
|
TIO8RL1.TIO8RL1_7 7
|
|
TIO8RL1.TIO8RL1_6 6
|
|
TIO8RL1.TIO8RL1_5 5
|
|
TIO8RL1.TIO8RL1_4 4
|
|
TIO8RL1.TIO8RL1_3 3
|
|
TIO8RL1.TIO8RL1_2 2
|
|
TIO8RL1.TIO8RL1_1 1
|
|
TIO8RL1.TIO8RL1_0 0
|
|
TIO8RL0 0x00800386 TIO8 Reload 0/Measure Register
|
|
TIO8RL0.TIO8RL0_15 15
|
|
TIO8RL0.TIO8RL0_14 14
|
|
TIO8RL0.TIO8RL0_13 13
|
|
TIO8RL0.TIO8RL0_12 12
|
|
TIO8RL0.TIO8RL0_11 11
|
|
TIO8RL0.TIO8RL0_10 10
|
|
TIO8RL0.TIO8RL0_9 9
|
|
TIO8RL0.TIO8RL0_8 8
|
|
TIO8RL0.TIO8RL0_7 7
|
|
TIO8RL0.TIO8RL0_6 6
|
|
TIO8RL0.TIO8RL0_5 5
|
|
TIO8RL0.TIO8RL0_4 4
|
|
TIO8RL0.TIO8RL0_3 3
|
|
TIO8RL0.TIO8RL0_2 2
|
|
TIO8RL0.TIO8RL0_1 1
|
|
TIO8RL0.TIO8RL0_0 0
|
|
RESERVED00800378 0x00800388 RESERVED
|
|
RESERVED00800379 0x00800389 RESERVED
|
|
TIO8CR 0x0080038A TIO8 Control Register
|
|
TIO8CR.TIO8M_7 7 TIO8 operation mode selection
|
|
TIO8CR.TIO8M_6 6 TIO8 operation mode selection
|
|
TIO8CR.TIO8M_5 5 TIO8 operation mode selection
|
|
TIO8CR.TIO8ENS_4 4 TIO8 enable/measure input source selection
|
|
TIO8CR.TIO8ENS_3 3 TIO8 enable/measure input source selection
|
|
TIO8CR.TIO8ENS_2 2 TIO8 enable/measure input source selection
|
|
TIO8CR.TIO8CKS_1 1 TIO8 clock source selection
|
|
TIO8CR.TIO8CKS_0 0 TIO8 clock source selection
|
|
TIO9CR 0x0080038B TIO9 Control Register
|
|
TIO9CR.TIO9M_15 15 TIO9 operation mode selection
|
|
TIO9CR.TIO9M_14 14 TIO9 operation mode selection
|
|
TIO9CR.TIO9M_13 13 TIO9 operation mode selection
|
|
TIO9CR.TIO9ENS_12 12 TIO9 enable/measure input source selection
|
|
TIO9CR.TIO9ENS_11 11 TIO9 enable/measure input source selection
|
|
TIO9CR.TIO9CKS_10 10 TIO9 clock source selection
|
|
TIO9CR.TIO9CKS_9 9 TIO9 clock source selection
|
|
RESERVED0080038C 0x0080038C RESERVED
|
|
RESERVED0080038D 0x0080038D RESERVED
|
|
RESERVED0080038E 0x0080038E RESERVED
|
|
RESERVED0080038F 0x0080038F RESERVED
|
|
TIO9CT 0x00800390 TIO9 Counter
|
|
TIO9CT.TIO9CT_15 15
|
|
TIO9CT.TIO9CT_14 14
|
|
TIO9CT.TIO9CT_13 13
|
|
TIO9CT.TIO9CT_12 12
|
|
TIO9CT.TIO9CT_11 11
|
|
TIO9CT.TIO9CT_10 10
|
|
TIO9CT.TIO9CT_9 9
|
|
TIO9CT.TIO9CT_8 8
|
|
TIO9CT.TIO9CT_7 7
|
|
TIO9CT.TIO9CT_6 6
|
|
TIO9CT.TIO9CT_5 5
|
|
TIO9CT.TIO9CT_4 4
|
|
TIO9CT.TIO9CT_3 3
|
|
TIO9CT.TIO9CT_2 2
|
|
TIO9CT.TIO9CT_1 1
|
|
TIO9CT.TIO9CT_0 0
|
|
RESERVED00800392 0x00800392 RESERVED
|
|
RESERVED00800393 0x00800393 RESERVED
|
|
TIO9RL1 0x00800394 TIO9 Reload 1 Register
|
|
TIO9RL1.TIO9RL1_15 15
|
|
TIO9RL1.TIO9RL1_14 14
|
|
TIO9RL1.TIO9RL1_13 13
|
|
TIO9RL1.TIO9RL1_12 12
|
|
TIO9RL1.TIO9RL1_11 11
|
|
TIO9RL1.TIO9RL1_10 10
|
|
TIO9RL1.TIO9RL1_9 9
|
|
TIO9RL1.TIO9RL1_8 8
|
|
TIO9RL1.TIO9RL1_7 7
|
|
TIO9RL1.TIO9RL1_6 6
|
|
TIO9RL1.TIO9RL1_5 5
|
|
TIO9RL1.TIO9RL1_4 4
|
|
TIO9RL1.TIO9RL1_3 3
|
|
TIO9RL1.TIO9RL1_2 2
|
|
TIO9RL1.TIO9RL1_1 1
|
|
TIO9RL1.TIO9RL1_0 0
|
|
TIO9RL0 0x00800396 TIO9 Reload 0/Measure Register
|
|
TIO9RL0.TIO9RL0_15 15
|
|
TIO9RL0.TIO9RL0_14 14
|
|
TIO9RL0.TIO9RL0_13 13
|
|
TIO9RL0.TIO9RL0_12 12
|
|
TIO9RL0.TIO9RL0_11 11
|
|
TIO9RL0.TIO9RL0_10 10
|
|
TIO9RL0.TIO9RL0_9 9
|
|
TIO9RL0.TIO9RL0_8 8
|
|
TIO9RL0.TIO9RL0_7 7
|
|
TIO9RL0.TIO9RL0_6 6
|
|
TIO9RL0.TIO9RL0_5 5
|
|
TIO9RL0.TIO9RL0_4 4
|
|
TIO9RL0.TIO9RL0_3 3
|
|
TIO9RL0.TIO9RL0_2 2
|
|
TIO9RL0.TIO9RL0_1 1
|
|
TIO9RL0.TIO9RL0_0 0
|
|
RESERVED00800398 0x00800398 RESERVED
|
|
RESERVED00800399 0x00800399 RESERVED
|
|
RESERVED0080039A 0x0080039A RESERVED
|
|
RESERVED0080039B 0x0080039B RESERVED
|
|
RESERVED0080039C 0x0080039C RESERVED
|
|
RESERVED0080039D 0x0080039D RESERVED
|
|
RESERVED0080039E 0x0080039E RESERVED
|
|
RESERVED0080039F 0x0080039F RESERVED
|
|
RESERVED008003A0 0x008003A0 RESERVED
|
|
RESERVED008003A1 0x008003A1 RESERVED
|
|
RESERVED008003A2 0x008003A2 RESERVED
|
|
RESERVED008003A3 0x008003A3 RESERVED
|
|
RESERVED008003A4 0x008003A4 RESERVED
|
|
RESERVED008003A5 0x008003A5 RESERVED
|
|
RESERVED008003A6 0x008003A6 RESERVED
|
|
RESERVED008003A7 0x008003A7 RESERVED
|
|
RESERVED008003A8 0x008003A8 RESERVED
|
|
RESERVED008003A9 0x008003A9 RESERVED
|
|
RESERVED008003AA 0x008003AA RESERVED
|
|
RESERVED008003AB 0x008003AB RESERVED
|
|
RESERVED008003AC 0x008003AC RESERVED
|
|
RESERVED008003AD 0x008003AD RESERVED
|
|
RESERVED008003AE 0x008003AE RESERVED
|
|
RESERVED008003AF 0x008003AF RESERVED
|
|
RESERVED008003B0 0x008003B0 RESERVED
|
|
RESERVED008003B1 0x008003B1 RESERVED
|
|
RESERVED008003B2 0x008003B2 RESERVED
|
|
RESERVED008003B3 0x008003B3 RESERVED
|
|
RESERVED008003B4 0x008003B4 RESERVED
|
|
RESERVED008003B5 0x008003B5 RESERVED
|
|
RESERVED008003B6 0x008003B6 RESERVED
|
|
RESERVED008003B7 0x008003B7 RESERVED
|
|
RESERVED008003B8 0x008003B8 RESERVED
|
|
RESERVED008003B9 0x008003B9 RESERVED
|
|
RESERVED008003BA 0x008003BA RESERVED
|
|
RESERVED008003BB 0x008003BB RESERVED
|
|
TIOPRO 0x008003BC TIO0-9 Enable Protect Register
|
|
TIOPRO.TIO0PRO 15 TIO0 Enable Protect
|
|
TIOPRO.TIO1PRO 14 TIO1 Enable Protect
|
|
TIOPRO.TIO2PRO 13 TIO2 Enable Protect
|
|
TIOPRO.TIO3PRO 12 TIO3 Enable Protect
|
|
TIOPRO.TIO4PRO 11 TIO4 Enable Protect
|
|
TIOPRO.TIO5PRO 10 TIO5 Enable Protect
|
|
TIOPRO.TIO6PRO 9 TIO6 Enable Protect
|
|
TIOPRO.TIO7PRO 8 TIO7 Enable Protect
|
|
TIOPRO.TIO8PRO 7 TIO8 Enable Protect
|
|
TIOPRO.TIO9PRO 6 TIO9 Enable Protect
|
|
TIOCEN 0x008003BE TIO0-9 Count Enable Register
|
|
TIOCEN.TIO0CEN 15 TIO0 count enable
|
|
TIOCEN.TIO1CEN 14 TIO1 count enable
|
|
TIOCEN.TIO2CEN 13 TIO2 count enable
|
|
TIOCEN.TIO3CEN 12 TIO3 count enable
|
|
TIOCEN.TIO4CEN 11 TIO4 count enable
|
|
TIOCEN.TIO5CEN 10 TIO5 count enable
|
|
TIOCEN.TIO6CEN 9 TIO6 count enable
|
|
TIOCEN.TIO7CEN 8 TIO7 count enable
|
|
TIOCEN.TIO8CEN 7 TIO8 count enable
|
|
TIOCEN.TIO9CEN 6 TIO9 count enable
|
|
TMS0CT 0x008003C0 TMS0 Counter
|
|
TMS0CT.TMS0CT_15 15
|
|
TMS0CT.TMS0CT_14 14
|
|
TMS0CT.TMS0CT_13 13
|
|
TMS0CT.TMS0CT_12 12
|
|
TMS0CT.TMS0CT_11 11
|
|
TMS0CT.TMS0CT_10 10
|
|
TMS0CT.TMS0CT_9 9
|
|
TMS0CT.TMS0CT_8 8
|
|
TMS0CT.TMS0CT_7 7
|
|
TMS0CT.TMS0CT_6 6
|
|
TMS0CT.TMS0CT_5 5
|
|
TMS0CT.TMS0CT_4 4
|
|
TMS0CT.TMS0CT_3 3
|
|
TMS0CT.TMS0CT_2 2
|
|
TMS0CT.TMS0CT_1 1
|
|
TMS0CT.TMS0CT_0 0
|
|
TMS0MR3 0x008003C2 TMS0 Measure 3 Register
|
|
TMS0MR3.TMS0MR3_15 15
|
|
TMS0MR3.TMS0MR3_14 14
|
|
TMS0MR3.TMS0MR3_13 13
|
|
TMS0MR3.TMS0MR3_12 12
|
|
TMS0MR3.TMS0MR3_11 11
|
|
TMS0MR3.TMS0MR3_10 10
|
|
TMS0MR3.TMS0MR3_9 9
|
|
TMS0MR3.TMS0MR3_8 8
|
|
TMS0MR3.TMS0MR3_7 7
|
|
TMS0MR3.TMS0MR3_6 6
|
|
TMS0MR3.TMS0MR3_5 5
|
|
TMS0MR3.TMS0MR3_4 4
|
|
TMS0MR3.TMS0MR3_3 3
|
|
TMS0MR3.TMS0MR3_2 2
|
|
TMS0MR3.TMS0MR3_1 1
|
|
TMS0MR3.TMS0MR3_0 0
|
|
TMS0MR2 0x008003C4 TMS0 Measure 2 Register
|
|
TMS0MR2.TMS0MR2_15 15
|
|
TMS0MR2.TMS0MR2_14 14
|
|
TMS0MR2.TMS0MR2_13 13
|
|
TMS0MR2.TMS0MR2_12 12
|
|
TMS0MR2.TMS0MR2_11 11
|
|
TMS0MR2.TMS0MR2_10 10
|
|
TMS0MR2.TMS0MR2_9 9
|
|
TMS0MR2.TMS0MR2_8 8
|
|
TMS0MR2.TMS0MR2_7 7
|
|
TMS0MR2.TMS0MR2_6 6
|
|
TMS0MR2.TMS0MR2_5 5
|
|
TMS0MR2.TMS0MR2_4 4
|
|
TMS0MR2.TMS0MR2_3 3
|
|
TMS0MR2.TMS0MR2_2 2
|
|
TMS0MR2.TMS0MR2_1 1
|
|
TMS0MR2.TMS0MR2_0 0
|
|
TMS0MR1 0x008003C6 TMS0 Measure 1 Register
|
|
TMS0MR1.TMS0MR1_15 15
|
|
TMS0MR1.TMS0MR1_14 14
|
|
TMS0MR1.TMS0MR1_13 13
|
|
TMS0MR1.TMS0MR1_12 12
|
|
TMS0MR1.TMS0MR1_11 11
|
|
TMS0MR1.TMS0MR1_10 10
|
|
TMS0MR1.TMS0MR1_9 9
|
|
TMS0MR1.TMS0MR1_8 8
|
|
TMS0MR1.TMS0MR1_7 7
|
|
TMS0MR1.TMS0MR1_6 6
|
|
TMS0MR1.TMS0MR1_5 5
|
|
TMS0MR1.TMS0MR1_4 4
|
|
TMS0MR1.TMS0MR1_3 3
|
|
TMS0MR1.TMS0MR1_2 2
|
|
TMS0MR1.TMS0MR1_1 1
|
|
TMS0MR1.TMS0MR1_0 0
|
|
TMS0MR0 0x008003C8 TMS0 Measure 0 Register
|
|
TMS0MR0.TMS0MR0_15 15
|
|
TMS0MR0.TMS0MR0_14 14
|
|
TMS0MR0.TMS0MR0_13 13
|
|
TMS0MR0.TMS0MR0_12 12
|
|
TMS0MR0.TMS0MR0_11 11
|
|
TMS0MR0.TMS0MR0_10 10
|
|
TMS0MR0.TMS0MR0_9 9
|
|
TMS0MR0.TMS0MR0_8 8
|
|
TMS0MR0.TMS0MR0_7 7
|
|
TMS0MR0.TMS0MR0_6 6
|
|
TMS0MR0.TMS0MR0_5 5
|
|
TMS0MR0.TMS0MR0_4 4
|
|
TMS0MR0.TMS0MR0_3 3
|
|
TMS0MR0.TMS0MR0_2 2
|
|
TMS0MR0.TMS0MR0_1 1
|
|
TMS0MR0.TMS0MR0_0 0
|
|
TMS0CR 0x008003CA TMS0 Control Register
|
|
TMS0CR.TMS0CEN 7 TMS0 count enable
|
|
TMS0CR.TMS0CKS_5 5 TMS0 clock source selection
|
|
TMS0CR.TMS0CKS_4 4 TMS0 clock source selection
|
|
TMS0CR.TMS0SS3 3 TMS0 measure 3 source selection
|
|
TMS0CR.TMS0SS2 2 TMS0 measure 2 source selection
|
|
TMS0CR.TMS0SS1 1 TMS0 measure 1 source selection
|
|
TMS0CR.TMS0SS0 0 TMS0 measure 0 source selection
|
|
TMS1CR 0x008003CB TMS1 Control Register
|
|
TMS1CR.TMS1CEN 15 TMS1 count enable
|
|
TMS1CR.TMS1CKS 13 TMS1 clock source selection
|
|
TMS1CR.TMS1SS3 11 TMS1 measure 3 source selection
|
|
TMS1CR.TMS1SS2 10 TMS1 measure 2 source selection
|
|
TMS1CR.TMS1SS1 9 TMS1 measure 1 source selection
|
|
TMS1CR.TMS1SS0 8 TMS1 measure 0 source selection
|
|
RESERVED008003CC 0x008003CC RESERVED
|
|
RESERVED008003CD 0x008003CD RESERVED
|
|
RESERVED008003CE 0x008003CE RESERVED
|
|
RESERVED008003CF 0x008003CF RESERVED
|
|
TMS1CT 0x008003D0 TMS1 Counter
|
|
TMS1CT.TMS1CT_15 15
|
|
TMS1CT.TMS1CT_14 14
|
|
TMS1CT.TMS1CT_13 13
|
|
TMS1CT.TMS1CT_12 12
|
|
TMS1CT.TMS1CT_11 11
|
|
TMS1CT.TMS1CT_10 10
|
|
TMS1CT.TMS1CT_9 9
|
|
TMS1CT.TMS1CT_8 8
|
|
TMS1CT.TMS1CT_7 7
|
|
TMS1CT.TMS1CT_6 6
|
|
TMS1CT.TMS1CT_5 5
|
|
TMS1CT.TMS1CT_4 4
|
|
TMS1CT.TMS1CT_3 3
|
|
TMS1CT.TMS1CT_2 2
|
|
TMS1CT.TMS1CT_1 1
|
|
TMS1CT.TMS1CT_0 0
|
|
TMS1MR3 0x008003D2 TMS1 Measure 3 Register
|
|
TMS1MR3.TMS1MR3_15 15
|
|
TMS1MR3.TMS1MR3_14 14
|
|
TMS1MR3.TMS1MR3_13 13
|
|
TMS1MR3.TMS1MR3_12 12
|
|
TMS1MR3.TMS1MR3_11 11
|
|
TMS1MR3.TMS1MR3_10 10
|
|
TMS1MR3.TMS1MR3_9 9
|
|
TMS1MR3.TMS1MR3_8 8
|
|
TMS1MR3.TMS1MR3_7 7
|
|
TMS1MR3.TMS1MR3_6 6
|
|
TMS1MR3.TMS1MR3_5 5
|
|
TMS1MR3.TMS1MR3_4 4
|
|
TMS1MR3.TMS1MR3_3 3
|
|
TMS1MR3.TMS1MR3_2 2
|
|
TMS1MR3.TMS1MR3_1 1
|
|
TMS1MR3.TMS1MR3_0 0
|
|
TMS1MR2 0x008003D4 TMS2 Measure 3 Register
|
|
TMS1MR2.TMS1MR2_15 15
|
|
TMS1MR2.TMS1MR2_14 14
|
|
TMS1MR2.TMS1MR2_13 13
|
|
TMS1MR2.TMS1MR2_12 12
|
|
TMS1MR2.TMS1MR2_11 11
|
|
TMS1MR2.TMS1MR2_10 10
|
|
TMS1MR2.TMS1MR2_9 9
|
|
TMS1MR2.TMS1MR2_8 8
|
|
TMS1MR2.TMS1MR2_7 7
|
|
TMS1MR2.TMS1MR2_6 6
|
|
TMS1MR2.TMS1MR2_5 5
|
|
TMS1MR2.TMS1MR2_4 4
|
|
TMS1MR2.TMS1MR2_3 3
|
|
TMS1MR2.TMS1MR2_2 2
|
|
TMS1MR2.TMS1MR2_1 1
|
|
TMS1MR2.TMS1MR2_0 0
|
|
TMS1MR1 0x008003D6 TMS1 Measure 3 Register
|
|
TMS1MR1.TMS1MR1_15 15
|
|
TMS1MR1.TMS1MR1_14 14
|
|
TMS1MR1.TMS1MR1_13 13
|
|
TMS1MR1.TMS1MR1_12 12
|
|
TMS1MR1.TMS1MR1_11 11
|
|
TMS1MR1.TMS1MR1_10 10
|
|
TMS1MR1.TMS1MR1_9 9
|
|
TMS1MR1.TMS1MR1_8 8
|
|
TMS1MR1.TMS1MR1_7 7
|
|
TMS1MR1.TMS1MR1_6 6
|
|
TMS1MR1.TMS1MR1_5 5
|
|
TMS1MR1.TMS1MR1_4 4
|
|
TMS1MR1.TMS1MR1_3 3
|
|
TMS1MR1.TMS1MR1_2 2
|
|
TMS1MR1.TMS1MR1_1 1
|
|
TMS1MR1.TMS1MR1_0 0
|
|
TMS1MR0 0x008003D8 TMS0 Measure 3 Register
|
|
TMS1MR0.TMS1MR0_15 15
|
|
TMS1MR0.TMS1MR0_14 14
|
|
TMS1MR0.TMS1MR0_13 13
|
|
TMS1MR0.TMS1MR0_12 12
|
|
TMS1MR0.TMS1MR0_11 11
|
|
TMS1MR0.TMS1MR0_10 10
|
|
TMS1MR0.TMS1MR0_9 9
|
|
TMS1MR0.TMS1MR0_8 8
|
|
TMS1MR0.TMS1MR0_7 7
|
|
TMS1MR0.TMS1MR0_6 6
|
|
TMS1MR0.TMS1MR0_5 5
|
|
TMS1MR0.TMS1MR0_4 4
|
|
TMS1MR0.TMS1MR0_3 3
|
|
TMS1MR0.TMS1MR0_2 2
|
|
TMS1MR0.TMS1MR0_1 1
|
|
TMS1MR0.TMS1MR0_0 0
|
|
RESERVED008003DA 0x008003DA RESERVED
|
|
RESERVED008003DB 0x008003DB RESERVED
|
|
RESERVED008003DC 0x008003DC RESERVED
|
|
RESERVED008003DD 0x008003DD RESERVED
|
|
RESERVED008003DE 0x008003DE RESERVED
|
|
RESERVED008003DF 0x008003DF RESERVED
|
|
TML0CTH 0x008003E0 TML0 Counter, High
|
|
TML0CTH.TML0CTH_15 15
|
|
TML0CTH.TML0CTH_14 14
|
|
TML0CTH.TML0CTH_13 13
|
|
TML0CTH.TML0CTH_12 12
|
|
TML0CTH.TML0CTH_11 11
|
|
TML0CTH.TML0CTH_10 10
|
|
TML0CTH.TML0CTH_9 9
|
|
TML0CTH.TML0CTH_8 8
|
|
TML0CTH.TML0CTH_7 7
|
|
TML0CTH.TML0CTH_6 6
|
|
TML0CTH.TML0CTH_5 5
|
|
TML0CTH.TML0CTH_4 4
|
|
TML0CTH.TML0CTH_3 3
|
|
TML0CTH.TML0CTH_2 2
|
|
TML0CTH.TML0CTH_1 1
|
|
TML0CTH.TML0CTH_0 0
|
|
TML0CTL 0x008003E2 TML0 Counter, Low
|
|
TML0CTL.TML0CTL_15 15
|
|
TML0CTL.TML0CTL_14 14
|
|
TML0CTL.TML0CTL_13 13
|
|
TML0CTL.TML0CTL_12 12
|
|
TML0CTL.TML0CTL_11 11
|
|
TML0CTL.TML0CTL_10 10
|
|
TML0CTL.TML0CTL_9 9
|
|
TML0CTL.TML0CTL_8 8
|
|
TML0CTL.TML0CTL_7 7
|
|
TML0CTL.TML0CTL_6 6
|
|
TML0CTL.TML0CTL_5 5
|
|
TML0CTL.TML0CTL_4 4
|
|
TML0CTL.TML0CTL_3 3
|
|
TML0CTL.TML0CTL_2 2
|
|
TML0CTL.TML0CTL_1 1
|
|
TML0CTL.TML0CTL_0 0
|
|
RESERVED008003E4 0x008003E4 RESERVED
|
|
RESERVED008003E5 0x008003E5 RESERVED
|
|
RESERVED008003E6 0x008003E6 RESERVED
|
|
RESERVED008003E7 0x008003E7 RESERVED
|
|
RESERVED008003E8 0x008003E8 RESERVED
|
|
RESERVED008003E9 0x008003E9 RESERVED
|
|
RESERVED008003EA 0x008003EA RESERVED
|
|
TML0CR 0x008003EB TML0 Control Register
|
|
TML0CR.TML0CKS 15 TML0 clock source selection
|
|
TML0CR.TML0SS3 11 TML0 measure 3 source selection
|
|
TML0CR.TML0SS2 10 TML0 measure 2 source selection
|
|
TML0CR.TML0SS1 9 TML0 measure 1 source selection
|
|
TML0CR.TML0SS0 8 TML0 measure 0 source selection
|
|
RESERVED008003EC 0x008003EC RESERVED
|
|
RESERVED008003ED 0x008003ED RESERVED
|
|
RESERVED008003EE 0x008003EE RESERVED
|
|
RESERVED008003EF 0x008003EF RESERVED
|
|
TML0MR3H 0x008003F0 TML0 Measure 3 Register, High
|
|
TML0MR3H.TML0MR3H_15 15
|
|
TML0MR3H.TML0MR3H_14 14
|
|
TML0MR3H.TML0MR3H_13 13
|
|
TML0MR3H.TML0MR3H_12 12
|
|
TML0MR3H.TML0MR3H_11 11
|
|
TML0MR3H.TML0MR3H_10 10
|
|
TML0MR3H.TML0MR3H_9 9
|
|
TML0MR3H.TML0MR3H_8 8
|
|
TML0MR3H.TML0MR3H_7 7
|
|
TML0MR3H.TML0MR3H_6 6
|
|
TML0MR3H.TML0MR3H_5 5
|
|
TML0MR3H.TML0MR3H_4 4
|
|
TML0MR3H.TML0MR3H_3 3
|
|
TML0MR3H.TML0MR3H_2 2
|
|
TML0MR3H.TML0MR3H_1 1
|
|
TML0MR3H.TML0MR3H_0 0
|
|
TML0MR3L 0x008003F2 TML0 Measure 3 Register, Low
|
|
TML0MR3L.TML0MR3L_15 15
|
|
TML0MR3L.TML0MR3L_14 14
|
|
TML0MR3L.TML0MR3L_13 13
|
|
TML0MR3L.TML0MR3L_12 12
|
|
TML0MR3L.TML0MR3L_11 11
|
|
TML0MR3L.TML0MR3L_10 10
|
|
TML0MR3L.TML0MR3L_9 9
|
|
TML0MR3L.TML0MR3L_8 8
|
|
TML0MR3L.TML0MR3L_7 7
|
|
TML0MR3L.TML0MR3L_6 6
|
|
TML0MR3L.TML0MR3L_5 5
|
|
TML0MR3L.TML0MR3L_4 4
|
|
TML0MR3L.TML0MR3L_3 3
|
|
TML0MR3L.TML0MR3L_2 2
|
|
TML0MR3L.TML0MR3L_1 1
|
|
TML0MR3L.TML0MR3L_0 0
|
|
TML0MR2H 0x008003F4 TML0 Measure 2 Register, High
|
|
TML0MR2H.TML0MR2H_15 15
|
|
TML0MR2H.TML0MR2H_14 14
|
|
TML0MR2H.TML0MR2H_13 13
|
|
TML0MR2H.TML0MR2H_12 12
|
|
TML0MR2H.TML0MR2H_11 11
|
|
TML0MR2H.TML0MR2H_10 10
|
|
TML0MR2H.TML0MR2H_9 9
|
|
TML0MR2H.TML0MR2H_8 8
|
|
TML0MR2H.TML0MR2H_7 7
|
|
TML0MR2H.TML0MR2H_6 6
|
|
TML0MR2H.TML0MR2H_5 5
|
|
TML0MR2H.TML0MR2H_4 4
|
|
TML0MR2H.TML0MR2H_3 3
|
|
TML0MR2H.TML0MR2H_2 2
|
|
TML0MR2H.TML0MR2H_1 1
|
|
TML0MR2H.TML0MR2H_0 0
|
|
TML0MR2L 0x008003F6 TML0 Measure 2 Register, Low
|
|
TML0MR2L.TML0MR2L_15 15
|
|
TML0MR2L.TML0MR2L_14 14
|
|
TML0MR2L.TML0MR2L_13 13
|
|
TML0MR2L.TML0MR2L_12 12
|
|
TML0MR2L.TML0MR2L_11 11
|
|
TML0MR2L.TML0MR2L_10 10
|
|
TML0MR2L.TML0MR2L_9 9
|
|
TML0MR2L.TML0MR2L_8 8
|
|
TML0MR2L.TML0MR2L_7 7
|
|
TML0MR2L.TML0MR2L_6 6
|
|
TML0MR2L.TML0MR2L_5 5
|
|
TML0MR2L.TML0MR2L_4 4
|
|
TML0MR2L.TML0MR2L_3 3
|
|
TML0MR2L.TML0MR2L_2 2
|
|
TML0MR2L.TML0MR2L_1 1
|
|
TML0MR2L.TML0MR2L_0 0
|
|
TML0MR1H 0x008003F8 TML0 Measure 1 Register, High
|
|
TML0MR1H.TML0MR1H_15 15
|
|
TML0MR1H.TML0MR1H_14 14
|
|
TML0MR1H.TML0MR1H_13 13
|
|
TML0MR1H.TML0MR1H_12 12
|
|
TML0MR1H.TML0MR1H_11 11
|
|
TML0MR1H.TML0MR1H_10 10
|
|
TML0MR1H.TML0MR1H_9 9
|
|
TML0MR1H.TML0MR1H_8 8
|
|
TML0MR1H.TML0MR1H_7 7
|
|
TML0MR1H.TML0MR1H_6 6
|
|
TML0MR1H.TML0MR1H_5 5
|
|
TML0MR1H.TML0MR1H_4 4
|
|
TML0MR1H.TML0MR1H_3 3
|
|
TML0MR1H.TML0MR1H_2 2
|
|
TML0MR1H.TML0MR1H_1 1
|
|
TML0MR1H.TML0MR1H_0 0
|
|
TML0MR1L 0x008003FA TML0 Measure 1 Register, Low
|
|
TML0MR1L.TML0MR1L_15 15
|
|
TML0MR1L.TML0MR1L_14 14
|
|
TML0MR1L.TML0MR1L_13 13
|
|
TML0MR1L.TML0MR1L_12 12
|
|
TML0MR1L.TML0MR1L_11 11
|
|
TML0MR1L.TML0MR1L_10 10
|
|
TML0MR1L.TML0MR1L_9 9
|
|
TML0MR1L.TML0MR1L_8 8
|
|
TML0MR1L.TML0MR1L_7 7
|
|
TML0MR1L.TML0MR1L_6 6
|
|
TML0MR1L.TML0MR1L_5 5
|
|
TML0MR1L.TML0MR1L_4 4
|
|
TML0MR1L.TML0MR1L_3 3
|
|
TML0MR1L.TML0MR1L_2 2
|
|
TML0MR1L.TML0MR1L_1 1
|
|
TML0MR1L.TML0MR1L_0 0
|
|
TML0MR0H 0x008003FC TML0 Measure 0 Register, High
|
|
TML0MR0H.TML0MR0H_15 15
|
|
TML0MR0H.TML0MR0H_14 14
|
|
TML0MR0H.TML0MR0H_13 13
|
|
TML0MR0H.TML0MR0H_12 12
|
|
TML0MR0H.TML0MR0H_11 11
|
|
TML0MR0H.TML0MR0H_10 10
|
|
TML0MR0H.TML0MR0H_9 9
|
|
TML0MR0H.TML0MR0H_8 8
|
|
TML0MR0H.TML0MR0H_7 7
|
|
TML0MR0H.TML0MR0H_6 6
|
|
TML0MR0H.TML0MR0H_5 5
|
|
TML0MR0H.TML0MR0H_4 4
|
|
TML0MR0H.TML0MR0H_3 3
|
|
TML0MR0H.TML0MR0H_2 2
|
|
TML0MR0H.TML0MR0H_1 1
|
|
TML0MR0H.TML0MR0H_0 0
|
|
TML0MR0L 0x008003FE TML0 Measure 0 Register, Low
|
|
TML0MR0L.TML0MR0L_15 15
|
|
TML0MR0L.TML0MR0L_14 14
|
|
TML0MR0L.TML0MR0L_13 13
|
|
TML0MR0L.TML0MR0L_12 12
|
|
TML0MR0L.TML0MR0L_11 11
|
|
TML0MR0L.TML0MR0L_10 10
|
|
TML0MR0L.TML0MR0L_9 9
|
|
TML0MR0L.TML0MR0L_8 8
|
|
TML0MR0L.TML0MR0L_7 7
|
|
TML0MR0L.TML0MR0L_6 6
|
|
TML0MR0L.TML0MR0L_5 5
|
|
TML0MR0L.TML0MR0L_4 4
|
|
TML0MR0L.TML0MR0L_3 3
|
|
TML0MR0L.TML0MR0L_2 2
|
|
TML0MR0L.TML0MR0L_1 1
|
|
TML0MR0L.TML0MR0L_0 0
|
|
DM04ITST 0x00800400 DMA0-4 Interrupt Request Status Register
|
|
DM04ITST.DMITST0 7 DMA0 interrupt request status
|
|
DM04ITST.DMITST1 6 DMA1 interrupt request status
|
|
DM04ITST.DMITST2 5 DMA2 interrupt request status
|
|
DM04ITST.DMITST3 4 DMA3 interrupt request status
|
|
DM04ITST.DMITST4 3 DMA4 interrupt request status
|
|
DM04ITMK 0x00800401 DMA0-4 Interrupt Mask Register
|
|
DM04ITMK.DMITMK0 15 DMA0 interrupt request mask
|
|
DM04ITMK.DMITMK1 14 DMA1 interrupt request mask
|
|
DM04ITMK.DMITMK2 13 DMA2 interrupt request mask
|
|
DM04ITMK.DMITMK3 12 DMA3 interrupt request mask
|
|
DM04ITMK.DMITMK4 11 DMA4 interrupt request mask
|
|
RESERVED00800402 0x00800402 RESERVED
|
|
RESERVED00800403 0x00800403 RESERVED
|
|
RESERVED00800404 0x00800404 RESERVED
|
|
RESERVED00800405 0x00800405 RESERVED
|
|
RESERVED00800406 0x00800406 RESERVED
|
|
RESERVED00800407 0x00800407 RESERVED
|
|
DM59ITST 0x00800408 DMA5-9 Interrupt Request Status Register
|
|
DM59ITST.DMITST5 7 DMA5 interrupt request status
|
|
DM59ITST.DMITST6 6 DMA6 interrupt request status
|
|
DM59ITST.DMITST7 5 DMA7 interrupt request status
|
|
DM59ITST.DMITST8 4 DMA8 interrupt request status
|
|
DM59ITST.DMITST9 3 DMA9 interrupt request status
|
|
DM59ITMK 0x00800409 DMA5-9 Interrupt Mask Register
|
|
DM59ITMK.DMITMK5 15 DMA5 interrupt request mask
|
|
DM59ITMK.DMITMK6 14 DMA6 interrupt request mask
|
|
DM59ITMK.DMITMK7 13 DMA7 interrupt request mask
|
|
DM59ITMK.DMITMK8 12 DMA8 interrupt request mask
|
|
DM59ITMK.DMITMK9 11 DMA9 interrupt request mask
|
|
RESERVED0080040A 0x0080040A RESERVED
|
|
RESERVED0080040B 0x0080040B RESERVED
|
|
RESERVED0080040C 0x0080040C RESERVED
|
|
RESERVED0080040D 0x0080040D RESERVED
|
|
RESERVED0080040E 0x0080040E RESERVED
|
|
RESERVED0080040F 0x0080040F RESERVED
|
|
DM0CNT 0x00800410 DMA0 Channel Control Register
|
|
DM0CNT.DADSL0 7 Selects DMA0 destination address direction
|
|
DM0CNT.SADSL0 6 Selects DMA0 source address direction
|
|
DM0CNT.TSZSL0 5 Selects DMA0 transfer size
|
|
DM0CNT.TENL0 4 Enables DMA0 transfer
|
|
DM0CNT.REQSL0_3 3 Selects cause of DMA0 request
|
|
DM0CNT.REQSL0_2 2 Selects cause of DMA0 request
|
|
DM0CNT.TREQF0 1 DMA0 transfer request flag
|
|
DM0CNT.MDSEL0 0 Selects DMA0 transfer mode
|
|
DM0TCT 0x00800411 DMA0 Transfer Count Register
|
|
DM0TCT.DM0TCT_15 15
|
|
DM0TCT.DM0TCT_14 14
|
|
DM0TCT.DM0TCT_13 13
|
|
DM0TCT.DM0TCT_12 12
|
|
DM0TCT.DM0TCT_11 11
|
|
DM0TCT.DM0TCT_10 10
|
|
DM0TCT.DM0TCT_9 9
|
|
DM0TCT.DM0TCT_8 8
|
|
DM0SA 0x00800412 DMA0 Source Address Register
|
|
DM0SA.DM0SA_15 15
|
|
DM0SA.DM0SA_14 14
|
|
DM0SA.DM0SA_13 13
|
|
DM0SA.DM0SA_12 12
|
|
DM0SA.DM0SA_11 11
|
|
DM0SA.DM0SA_10 10
|
|
DM0SA.DM0SA_9 9
|
|
DM0SA.DM0SA_8 8
|
|
DM0SA.DM0SA_7 7
|
|
DM0SA.DM0SA_6 6
|
|
DM0SA.DM0SA_5 5
|
|
DM0SA.DM0SA_4 4
|
|
DM0SA.DM0SA_3 3
|
|
DM0SA.DM0SA_2 2
|
|
DM0SA.DM0SA_1 1
|
|
DM0SA.DM0SA_0 0
|
|
DM0DA 0x00800414 DMA0 Destination Address Register
|
|
DM0DA.DM0DA_15 15
|
|
DM0DA.DM0DA_14 14
|
|
DM0DA.DM0DA_13 13
|
|
DM0DA.DM0DA_12 12
|
|
DM0DA.DM0DA_11 11
|
|
DM0DA.DM0DA_10 10
|
|
DM0DA.DM0DA_9 9
|
|
DM0DA.DM0DA_8 8
|
|
DM0DA.DM0DA_7 7
|
|
DM0DA.DM0DA_6 6
|
|
DM0DA.DM0DA_5 5
|
|
DM0DA.DM0DA_4 4
|
|
DM0DA.DM0DA_3 3
|
|
DM0DA.DM0DA_2 2
|
|
DM0DA.DM0DA_1 1
|
|
DM0DA.DM0DA_0 0
|
|
RESERVED00800416 0x00800416 RESERVED
|
|
RESERVED00800417 0x00800417 RESERVED
|
|
DM5CNT 0x00800418 DMA5 Channel Control Register
|
|
DM5CNT.DADSL5 7 Selects DMA5 destination address direction
|
|
DM5CNT.SADSL5 6 Selects DMA5 source address direction
|
|
DM5CNT.TSZSL5 5 Selects DMA5 transfer size
|
|
DM5CNT.TENL5 4 Enables DMA5 transfer
|
|
DM5CNT.REQSL5_3 3 Selects cause of DMA5 request
|
|
DM5CNT.REQSL5_2 2 Selects cause of DMA5 request
|
|
DM5CNT.TREQF5 1 DMA5 transfer request flag
|
|
DM5CNT.MDSEL5 0 Selects DMA5 transfer mode
|
|
DM5TCT 0x00800419 DMA5 Transfer Count Register
|
|
DM5TCT.DM5TCT_15 15
|
|
DM5TCT.DM5TCT_14 14
|
|
DM5TCT.DM5TCT_13 13
|
|
DM5TCT.DM5TCT_12 12
|
|
DM5TCT.DM5TCT_11 11
|
|
DM5TCT.DM5TCT_10 10
|
|
DM5TCT.DM5TCT_9 9
|
|
DM5TCT.DM5TCT_8 8
|
|
DM5SA 0x0080041A DMA5 Source Address Register
|
|
DM5SA.DM5SA_15 15
|
|
DM5SA.DM5SA_14 14
|
|
DM5SA.DM5SA_13 13
|
|
DM5SA.DM5SA_12 12
|
|
DM5SA.DM5SA_11 11
|
|
DM5SA.DM5SA_10 10
|
|
DM5SA.DM5SA_9 9
|
|
DM5SA.DM5SA_8 8
|
|
DM5SA.DM5SA_7 7
|
|
DM5SA.DM5SA_6 6
|
|
DM5SA.DM5SA_5 5
|
|
DM5SA.DM5SA_4 4
|
|
DM5SA.DM5SA_3 3
|
|
DM5SA.DM5SA_2 2
|
|
DM5SA.DM5SA_1 1
|
|
DM5SA.DM5SA_0 0
|
|
DM5DA 0x0080041B DMA5 Destination Address Register
|
|
DM5DA.DM5DA_15 15
|
|
DM5DA.DM5DA_14 14
|
|
DM5DA.DM5DA_13 13
|
|
DM5DA.DM5DA_12 12
|
|
DM5DA.DM5DA_11 11
|
|
DM5DA.DM5DA_10 10
|
|
DM5DA.DM5DA_9 9
|
|
DM5DA.DM5DA_8 8
|
|
DM5DA.DM5DA_7 7
|
|
DM5DA.DM5DA_6 6
|
|
DM5DA.DM5DA_5 5
|
|
DM5DA.DM5DA_4 4
|
|
DM5DA.DM5DA_3 3
|
|
DM5DA.DM5DA_2 2
|
|
DM5DA.DM5DA_1 1
|
|
DM5DA.DM5DA_0 0
|
|
RESERVED0080041E 0x0080041E RESERVED
|
|
RESERVED0080041F 0x0080041F RESERVED
|
|
DM1CNT 0x00800420 DMA1 Channel Control Register
|
|
DM1CNT.DADSL1 7 Selects DMA1 destination address direction
|
|
DM1CNT.SADSL1 6 Selects DMA1 source address direction
|
|
DM1CNT.TSZSL1 5 Selects DMA1 transfer size
|
|
DM1CNT.TENL1 4 Enables DMA1 transfer
|
|
DM1CNT.REQSL1_3 3 Selects cause of DMA1 request
|
|
DM1CNT.REQSL1_2 2 Selects cause of DMA1 request
|
|
DM1CNT.TREQF1 1 DMA1 transfer request flag
|
|
DM1CNT.MDSEL1 0 Selects DMA1 transfer mode
|
|
DM1TCT 0x00800421 DMA1 Transfer Count Register
|
|
DM1TCT.DM1TCT_15 15
|
|
DM1TCT.DM1TCT_14 14
|
|
DM1TCT.DM1TCT_13 13
|
|
DM1TCT.DM1TCT_12 12
|
|
DM1TCT.DM1TCT_11 11
|
|
DM1TCT.DM1TCT_10 10
|
|
DM1TCT.DM1TCT_9 9
|
|
DM1TCT.DM1TCT_8 8
|
|
DM1SA 0x00800422 DMA1 Source Address Register
|
|
DM1SA.DM1SA_15 15
|
|
DM1SA.DM1SA_14 14
|
|
DM1SA.DM1SA_13 13
|
|
DM1SA.DM1SA_12 12
|
|
DM1SA.DM1SA_11 11
|
|
DM1SA.DM1SA_10 10
|
|
DM1SA.DM1SA_9 9
|
|
DM1SA.DM1SA_8 8
|
|
DM1SA.DM1SA_7 7
|
|
DM1SA.DM1SA_6 6
|
|
DM1SA.DM1SA_5 5
|
|
DM1SA.DM1SA_4 4
|
|
DM1SA.DM1SA_3 3
|
|
DM1SA.DM1SA_2 2
|
|
DM1SA.DM1SA_1 1
|
|
DM1SA.DM1SA_0 0
|
|
DM1DA 0x00800424 DMA1 Destination Address Register
|
|
DM1DA.DM1DA_15 15
|
|
DM1DA.DM1DA_14 14
|
|
DM1DA.DM1DA_13 13
|
|
DM1DA.DM1DA_12 12
|
|
DM1DA.DM1DA_11 11
|
|
DM1DA.DM1DA_10 10
|
|
DM1DA.DM1DA_9 9
|
|
DM1DA.DM1DA_8 8
|
|
DM1DA.DM1DA_7 7
|
|
DM1DA.DM1DA_6 6
|
|
DM1DA.DM1DA_5 5
|
|
DM1DA.DM1DA_4 4
|
|
DM1DA.DM1DA_3 3
|
|
DM1DA.DM1DA_2 2
|
|
DM1DA.DM1DA_1 1
|
|
DM1DA.DM1DA_0 0
|
|
RESERVED00800426 0x00800426 RESERVED
|
|
RESERVED00800427 0x00800427 RESERVED
|
|
DM6CNT 0x00800428 DMA6 Channel Control Register
|
|
DM6CNT.DADSL6 7 Selects DMA6 destination address direction
|
|
DM6CNT.SADSL6 6 Selects DMA6 source address direction
|
|
DM6CNT.TSZSL6 5 Selects DMA6 transfer size
|
|
DM6CNT.TENL6 4 Enables DMA6 transfer
|
|
DM6CNT.REQSL6_3 3 Selects cause of DMA6 request
|
|
DM6CNT.REQSL6_2 2 Selects cause of DMA6 request
|
|
DM6CNT.TREQF6 1 DMA6 transfer request flag
|
|
DM6CNT.MDSEL6 0 Selects DMA6 transfer mode
|
|
DM6TCT 0x00800429 DMA6 Transfer Count Register
|
|
DM6TCT.DM6TCT_15 15
|
|
DM6TCT.DM6TCT_14 14
|
|
DM6TCT.DM6TCT_13 13
|
|
DM6TCT.DM6TCT_12 12
|
|
DM6TCT.DM6TCT_11 11
|
|
DM6TCT.DM6TCT_10 10
|
|
DM6TCT.DM6TCT_9 9
|
|
DM6TCT.DM6TCT_8 8
|
|
DM6SA 0x0080042A DMA6 Source Address Register
|
|
DM6SA.DM6SA_15 15
|
|
DM6SA.DM6SA_14 14
|
|
DM6SA.DM6SA_13 13
|
|
DM6SA.DM6SA_12 12
|
|
DM6SA.DM6SA_11 11
|
|
DM6SA.DM6SA_10 10
|
|
DM6SA.DM6SA_9 9
|
|
DM6SA.DM6SA_8 8
|
|
DM6SA.DM6SA_7 7
|
|
DM6SA.DM6SA_6 6
|
|
DM6SA.DM6SA_5 5
|
|
DM6SA.DM6SA_4 4
|
|
DM6SA.DM6SA_3 3
|
|
DM6SA.DM6SA_2 2
|
|
DM6SA.DM6SA_1 1
|
|
DM6SA.DM6SA_0 0
|
|
DM6DA 0x0080042C DMA6 Destination Address Register
|
|
DM6DA.DM6DA_15 15
|
|
DM6DA.DM6DA_14 14
|
|
DM6DA.DM6DA_13 13
|
|
DM6DA.DM6DA_12 12
|
|
DM6DA.DM6DA_11 11
|
|
DM6DA.DM6DA_10 10
|
|
DM6DA.DM6DA_9 9
|
|
DM6DA.DM6DA_8 8
|
|
DM6DA.DM6DA_7 7
|
|
DM6DA.DM6DA_6 6
|
|
DM6DA.DM6DA_5 5
|
|
DM6DA.DM6DA_4 4
|
|
DM6DA.DM6DA_3 3
|
|
DM6DA.DM6DA_2 2
|
|
DM6DA.DM6DA_1 1
|
|
DM6DA.DM6DA_0 0
|
|
RESERVED0080042E 0x0080042E RESERVED
|
|
RESERVED0080042F 0x0080042F RESERVED
|
|
DM2CNT 0x00800430 DMA2 Channel Control Register
|
|
DM2CNT.DADSL2 7 Selects DMA2 destination address direction
|
|
DM2CNT.SADSL2 6 Selects DMA2 source address direction
|
|
DM2CNT.TSZSL2 5 Selects DMA2 transfer size
|
|
DM2CNT.TENL2 4 Enables DMA2 transfer
|
|
DM2CNT.REQSL2_3 3 Selects cause of DMA2 request
|
|
DM2CNT.REQSL2_2 2 Selects cause of DMA2 request
|
|
DM2CNT.TREQF2 1 DMA2 transfer request flag
|
|
DM2CNT.MDSEL2 0 Selects DMA2 transfer mode
|
|
DM2TCT 0x00800431 DMA2 Transfer Count Register
|
|
DM2TCT.DM2TCT_15 15
|
|
DM2TCT.DM2TCT_14 14
|
|
DM2TCT.DM2TCT_13 13
|
|
DM2TCT.DM2TCT_12 12
|
|
DM2TCT.DM2TCT_11 11
|
|
DM2TCT.DM2TCT_10 10
|
|
DM2TCT.DM2TCT_9 9
|
|
DM2TCT.DM2TCT_8 8
|
|
DM2SA 0x00800432 DMA2 Source Address Register
|
|
DM2SA.DM2SA_15 15
|
|
DM2SA.DM2SA_14 14
|
|
DM2SA.DM2SA_13 13
|
|
DM2SA.DM2SA_12 12
|
|
DM2SA.DM2SA_11 11
|
|
DM2SA.DM2SA_10 10
|
|
DM2SA.DM2SA_9 9
|
|
DM2SA.DM2SA_8 8
|
|
DM2SA.DM2SA_7 7
|
|
DM2SA.DM2SA_6 6
|
|
DM2SA.DM2SA_5 5
|
|
DM2SA.DM2SA_4 4
|
|
DM2SA.DM2SA_3 3
|
|
DM2SA.DM2SA_2 2
|
|
DM2SA.DM2SA_1 1
|
|
DM2SA.DM2SA_0 0
|
|
DM2DA 0x00800434 DMA2 Destination Address Register
|
|
DM2DA.DM2DA_15 15
|
|
DM2DA.DM2DA_14 14
|
|
DM2DA.DM2DA_13 13
|
|
DM2DA.DM2DA_12 12
|
|
DM2DA.DM2DA_11 11
|
|
DM2DA.DM2DA_10 10
|
|
DM2DA.DM2DA_9 9
|
|
DM2DA.DM2DA_8 8
|
|
DM2DA.DM2DA_7 7
|
|
DM2DA.DM2DA_6 6
|
|
DM2DA.DM2DA_5 5
|
|
DM2DA.DM2DA_4 4
|
|
DM2DA.DM2DA_3 3
|
|
DM2DA.DM2DA_2 2
|
|
DM2DA.DM2DA_1 1
|
|
DM2DA.DM2DA_0 0
|
|
RESERVED00800436 0x00800436 RESERVED
|
|
RESERVED00800437 0x00800437 RESERVED
|
|
DM7CNT 0x00800438 DMA7 Channel Control Register
|
|
DM7CNT.DADSL7 7 Selects DMA7 destination address direction
|
|
DM7CNT.SADSL7 6 Selects DMA7 source address direction
|
|
DM7CNT.TSZSL7 5 Selects DMA7 transfer size
|
|
DM7CNT.TENL7 4 Enables DMA7 transfer
|
|
DM7CNT.REQSL7_3 3 Selects cause of DMA7 request
|
|
DM7CNT.REQSL7_2 2 Selects cause of DMA7 request
|
|
DM7CNT.TREQF7 1 DMA7 transfer request flag
|
|
DM7CNT.MDSEL7 0 Selects DMA7 transfer mode
|
|
DM7TCT 0x00800439 DMA7 Transfer Count Register
|
|
DM7TCT.DM7TCT_15 15
|
|
DM7TCT.DM7TCT_14 14
|
|
DM7TCT.DM7TCT_13 13
|
|
DM7TCT.DM7TCT_12 12
|
|
DM7TCT.DM7TCT_11 11
|
|
DM7TCT.DM7TCT_10 10
|
|
DM7TCT.DM7TCT_9 9
|
|
DM7TCT.DM7TCT_8 8
|
|
DM7SA 0x0080043A DMA7 Source Address Register
|
|
DM7SA.DM7SA_15 15
|
|
DM7SA.DM7SA_14 14
|
|
DM7SA.DM7SA_13 13
|
|
DM7SA.DM7SA_12 12
|
|
DM7SA.DM7SA_11 11
|
|
DM7SA.DM7SA_10 10
|
|
DM7SA.DM7SA_9 9
|
|
DM7SA.DM7SA_8 8
|
|
DM7SA.DM7SA_7 7
|
|
DM7SA.DM7SA_6 6
|
|
DM7SA.DM7SA_5 5
|
|
DM7SA.DM7SA_4 4
|
|
DM7SA.DM7SA_3 3
|
|
DM7SA.DM7SA_2 2
|
|
DM7SA.DM7SA_1 1
|
|
DM7SA.DM7SA_0 0
|
|
DM7DA 0x0080043C DMA7 Destination Address Register
|
|
DM7DA.DM7DA_15 15
|
|
DM7DA.DM7DA_14 14
|
|
DM7DA.DM7DA_13 13
|
|
DM7DA.DM7DA_12 12
|
|
DM7DA.DM7DA_11 11
|
|
DM7DA.DM7DA_10 10
|
|
DM7DA.DM7DA_9 9
|
|
DM7DA.DM7DA_8 8
|
|
DM7DA.DM7DA_7 7
|
|
DM7DA.DM7DA_6 6
|
|
DM7DA.DM7DA_5 5
|
|
DM7DA.DM7DA_4 4
|
|
DM7DA.DM7DA_3 3
|
|
DM7DA.DM7DA_2 2
|
|
DM7DA.DM7DA_1 1
|
|
DM7DA.DM7DA_0 0
|
|
RESERVED0080043E 0x0080043E RESERVED
|
|
RESERVED0080043F 0x0080043F RESERVED
|
|
DM3CNT 0x00800440 DMA3 Channel Control Register
|
|
DM3CNT.DADSL3 7 Selects DMA3 destination address direction
|
|
DM3CNT.SADSL3 6 Selects DMA3 source address direction
|
|
DM3CNT.TSZSL3 5 Selects DMA3 transfer size
|
|
DM3CNT.TENL3 4 Enables DMA3 transfer
|
|
DM3CNT.REQSL3_3 3 Selects cause of DMA3 request
|
|
DM3CNT.REQSL3_2 2 Selects cause of DMA3 request
|
|
DM3CNT.TREQF3 1 DMA3 transfer request flag
|
|
DM3CNT.MDSEL3 0 Selects DMA3 transfer mode
|
|
DM3TCT 0x00800441 DMA3 Transfer Count Register
|
|
DM3TCT.DM3TCT_15 15
|
|
DM3TCT.DM3TCT_14 14
|
|
DM3TCT.DM3TCT_13 13
|
|
DM3TCT.DM3TCT_12 12
|
|
DM3TCT.DM3TCT_11 11
|
|
DM3TCT.DM3TCT_10 10
|
|
DM3TCT.DM3TCT_9 9
|
|
DM3TCT.DM3TCT_8 8
|
|
DM3SA 0x00800442 DMA3 Source Address Register
|
|
DM3SA.DM3SA_15 15
|
|
DM3SA.DM3SA_14 14
|
|
DM3SA.DM3SA_13 13
|
|
DM3SA.DM3SA_12 12
|
|
DM3SA.DM3SA_11 11
|
|
DM3SA.DM3SA_10 10
|
|
DM3SA.DM3SA_9 9
|
|
DM3SA.DM3SA_8 8
|
|
DM3SA.DM3SA_7 7
|
|
DM3SA.DM3SA_6 6
|
|
DM3SA.DM3SA_5 5
|
|
DM3SA.DM3SA_4 4
|
|
DM3SA.DM3SA_3 3
|
|
DM3SA.DM3SA_2 2
|
|
DM3SA.DM3SA_1 1
|
|
DM3SA.DM3SA_0 0
|
|
DM3DA 0x00800444 DMA3 Destination Address Register
|
|
DM3DA.DM3DA_15 15
|
|
DM3DA.DM3DA_14 14
|
|
DM3DA.DM3DA_13 13
|
|
DM3DA.DM3DA_12 12
|
|
DM3DA.DM3DA_11 11
|
|
DM3DA.DM3DA_10 10
|
|
DM3DA.DM3DA_9 9
|
|
DM3DA.DM3DA_8 8
|
|
DM3DA.DM3DA_7 7
|
|
DM3DA.DM3DA_6 6
|
|
DM3DA.DM3DA_5 5
|
|
DM3DA.DM3DA_4 4
|
|
DM3DA.DM3DA_3 3
|
|
DM3DA.DM3DA_2 2
|
|
DM3DA.DM3DA_1 1
|
|
DM3DA.DM3DA_0 0
|
|
RESERVED00800446 0x00800446 RESERVED
|
|
RESERVED00800447 0x00800447 RESERVED
|
|
DM8CNT 0x00800448 DMA8 Channel Control Register
|
|
DM8CNT.DADSL8 7 Selects DMA8 destination address direction
|
|
DM8CNT.SADSL8 6 Selects DMA8 source address direction
|
|
DM8CNT.TSZSL8 5 Selects DMA8 transfer size
|
|
DM8CNT.TENL8 4 Enables DMA8 transfer
|
|
DM8CNT.REQSL8_3 3 Selects cause of DMA8 request
|
|
DM8CNT.REQSL8_2 2 Selects cause of DMA8 request
|
|
DM8CNT.TREQF8 1 DMA8 transfer request flag
|
|
DM8CNT.MDSEL8 0 Selects DMA8 transfer mode
|
|
DM8TCT 0x00800449 DMA8 Transfer Count Register
|
|
DM8TCT.DM8TCT_15 15
|
|
DM8TCT.DM8TCT_14 14
|
|
DM8TCT.DM8TCT_13 13
|
|
DM8TCT.DM8TCT_12 12
|
|
DM8TCT.DM8TCT_11 11
|
|
DM8TCT.DM8TCT_10 10
|
|
DM8TCT.DM8TCT_9 9
|
|
DM8TCT.DM8TCT_8 8
|
|
DM8SA 0x0080044A DMA8 Source Address Register
|
|
DM8SA.DM8SA_15 15
|
|
DM8SA.DM8SA_14 14
|
|
DM8SA.DM8SA_13 13
|
|
DM8SA.DM8SA_12 12
|
|
DM8SA.DM8SA_11 11
|
|
DM8SA.DM8SA_10 10
|
|
DM8SA.DM8SA_9 9
|
|
DM8SA.DM8SA_8 8
|
|
DM8SA.DM8SA_7 7
|
|
DM8SA.DM8SA_6 6
|
|
DM8SA.DM8SA_5 5
|
|
DM8SA.DM8SA_4 4
|
|
DM8SA.DM8SA_3 3
|
|
DM8SA.DM8SA_2 2
|
|
DM8SA.DM8SA_1 1
|
|
DM8SA.DM8SA_0 0
|
|
DM8DA 0x0080044C DMA8 Destination Address Register
|
|
DM8DA.DM8DA_15 15
|
|
DM8DA.DM8DA_14 14
|
|
DM8DA.DM8DA_13 13
|
|
DM8DA.DM8DA_12 12
|
|
DM8DA.DM8DA_11 11
|
|
DM8DA.DM8DA_10 10
|
|
DM8DA.DM8DA_9 9
|
|
DM8DA.DM8DA_8 8
|
|
DM8DA.DM8DA_7 7
|
|
DM8DA.DM8DA_6 6
|
|
DM8DA.DM8DA_5 5
|
|
DM8DA.DM8DA_4 4
|
|
DM8DA.DM8DA_3 3
|
|
DM8DA.DM8DA_2 2
|
|
DM8DA.DM8DA_1 1
|
|
DM8DA.DM8DA_0 0
|
|
RESERVED0080044E 0x0080044E RESERVED
|
|
RESERVED0080044F 0x0080044F RESERVED
|
|
DM4CNT 0x00800450 DMA4 Channel Control Register
|
|
DM4CNT.DADSL4 7 Selects DMA4 destination address direction
|
|
DM4CNT.SADSL4 6 Selects DMA4 source address direction
|
|
DM4CNT.TSZSL4 5 Selects DMA4 transfer size
|
|
DM4CNT.TENL4 4 Enables DMA4 transfer
|
|
DM4CNT.REQSL4_3 3 Selects cause of DMA4 request
|
|
DM4CNT.REQSL4_2 2 Selects cause of DMA4 request
|
|
DM4CNT.TREQF4 1 DMA4 transfer request flag
|
|
DM4CNT.MDSEL4 0 Selects DMA4 transfer mode
|
|
DM4TCT 0x00800451 DMA4 Transfer Count Register
|
|
DM4TCT.DM4TCT_15 15
|
|
DM4TCT.DM4TCT_14 14
|
|
DM4TCT.DM4TCT_13 13
|
|
DM4TCT.DM4TCT_12 12
|
|
DM4TCT.DM4TCT_11 11
|
|
DM4TCT.DM4TCT_10 10
|
|
DM4TCT.DM4TCT_9 9
|
|
DM4TCT.DM4TCT_8 8
|
|
DM4SA 0x00800452 DMA4 Source Address Register
|
|
DM4SA.DM4SA_15 15
|
|
DM4SA.DM4SA_14 14
|
|
DM4SA.DM4SA_13 13
|
|
DM4SA.DM4SA_12 12
|
|
DM4SA.DM4SA_11 11
|
|
DM4SA.DM4SA_10 10
|
|
DM4SA.DM4SA_9 9
|
|
DM4SA.DM4SA_8 8
|
|
DM4SA.DM4SA_7 7
|
|
DM4SA.DM4SA_6 6
|
|
DM4SA.DM4SA_5 5
|
|
DM4SA.DM4SA_4 4
|
|
DM4SA.DM4SA_3 3
|
|
DM4SA.DM4SA_2 2
|
|
DM4SA.DM4SA_1 1
|
|
DM4SA.DM4SA_0 0
|
|
DM4DA 0x00800454 DMA4 Destination Address Register
|
|
DM4DA.DM4DA_15 15
|
|
DM4DA.DM4DA_14 14
|
|
DM4DA.DM4DA_13 13
|
|
DM4DA.DM4DA_12 12
|
|
DM4DA.DM4DA_11 11
|
|
DM4DA.DM4DA_10 10
|
|
DM4DA.DM4DA_9 9
|
|
DM4DA.DM4DA_8 8
|
|
DM4DA.DM4DA_7 7
|
|
DM4DA.DM4DA_6 6
|
|
DM4DA.DM4DA_5 5
|
|
DM4DA.DM4DA_4 4
|
|
DM4DA.DM4DA_3 3
|
|
DM4DA.DM4DA_2 2
|
|
DM4DA.DM4DA_1 1
|
|
DM4DA.DM4DA_0 0
|
|
RESERVED00800456 0x00800456 RESERVED
|
|
RESERVED00800457 0x00800457 RESERVED
|
|
DM9CNT 0x00800458 DMA9 Channel Control Register
|
|
DM9CNT.DADSL9 7 Selects DMA9 destination address direction
|
|
DM9CNT.SADSL9 6 Selects DMA9 source address direction
|
|
DM9CNT.TSZSL9 5 Selects DMA9 transfer size
|
|
DM9CNT.TENL9 4 Enables DMA9 transfer
|
|
DM9CNT.REQSL9_3 3 Selects cause of DMA9 request
|
|
DM9CNT.REQSL9_2 2 Selects cause of DMA9 request
|
|
DM9CNT.TREQF9 1 DMA9 transfer request flag
|
|
DM9CNT.MDSEL9 0 Selects DMA9 transfer mode
|
|
DM9TCT 0x00800459 DMA9 Transfer Count Register
|
|
DM9TCT.DM9TCT_15 15
|
|
DM9TCT.DM9TCT_14 14
|
|
DM9TCT.DM9TCT_13 13
|
|
DM9TCT.DM9TCT_12 12
|
|
DM9TCT.DM9TCT_11 11
|
|
DM9TCT.DM9TCT_10 10
|
|
DM9TCT.DM9TCT_9 9
|
|
DM9TCT.DM9TCT_8 8
|
|
DM9SA 0x0080045A DMA9 Source Address Register
|
|
DM9SA.DM9SA_15 15
|
|
DM9SA.DM9SA_14 14
|
|
DM9SA.DM9SA_13 13
|
|
DM9SA.DM9SA_12 12
|
|
DM9SA.DM9SA_11 11
|
|
DM9SA.DM9SA_10 10
|
|
DM9SA.DM9SA_9 9
|
|
DM9SA.DM9SA_8 8
|
|
DM9SA.DM9SA_7 7
|
|
DM9SA.DM9SA_6 6
|
|
DM9SA.DM9SA_5 5
|
|
DM9SA.DM9SA_4 4
|
|
DM9SA.DM9SA_3 3
|
|
DM9SA.DM9SA_2 2
|
|
DM9SA.DM9SA_1 1
|
|
DM9SA.DM9SA_0 0
|
|
DM9DA 0x0080045C DMA9 Destination Address Register
|
|
DM9DA.DM9DA_15 15
|
|
DM9DA.DM9DA_14 14
|
|
DM9DA.DM9DA_13 13
|
|
DM9DA.DM9DA_12 12
|
|
DM9DA.DM9DA_11 11
|
|
DM9DA.DM9DA_10 10
|
|
DM9DA.DM9DA_9 9
|
|
DM9DA.DM9DA_8 8
|
|
DM9DA.DM9DA_7 7
|
|
DM9DA.DM9DA_6 6
|
|
DM9DA.DM9DA_5 5
|
|
DM9DA.DM9DA_4 4
|
|
DM9DA.DM9DA_3 3
|
|
DM9DA.DM9DA_2 2
|
|
DM9DA.DM9DA_1 1
|
|
DM9DA.DM9DA_0 0
|
|
RESERVED0080045E 0x0080045E RESERVED
|
|
RESERVED0080045F 0x0080045F RESERVED
|
|
DM0SRI 0x00800460 DMA0 Software Request Generation Register
|
|
DM0SRI.DM0SRI_15 15 Generates DMA software request bit 15
|
|
DM0SRI.DM0SRI_14 14 Generates DMA software request bit 14
|
|
DM0SRI.DM0SRI_13 13 Generates DMA software request bit 13
|
|
DM0SRI.DM0SRI_12 12 Generates DMA software request bit 12
|
|
DM0SRI.DM0SRI_11 11 Generates DMA software request bit 11
|
|
DM0SRI.DM0SRI_10 10 Generates DMA software request bit 10
|
|
DM0SRI.DM0SRI_9 9 Generates DMA software request bit 9
|
|
DM0SRI.DM0SRI_8 8 Generates DMA software request bit 8
|
|
DM0SRI.DM0SRI_7 7 Generates DMA software request bit 7
|
|
DM0SRI.DM0SRI_6 6 Generates DMA software request bit 6
|
|
DM0SRI.DM0SRI_5 5 Generates DMA software request bit 5
|
|
DM0SRI.DM0SRI_4 4 Generates DMA software request bit 4
|
|
DM0SRI.DM0SRI_3 3 Generates DMA software request bit 3
|
|
DM0SRI.DM0SRI_2 2 Generates DMA software request bit 2
|
|
DM0SRI.DM0SRI_1 1 Generates DMA software request bit 1
|
|
DM0SRI.DM0SRI_0 0 Generates DMA software request bit 0
|
|
DM1SRI 0x00800462 DMA1 Software Request Generation Register
|
|
DM1SRI.DM1SRI_15 15 Generates DMA software request bit 15
|
|
DM1SRI.DM1SRI_14 14 Generates DMA software request bit 14
|
|
DM1SRI.DM1SRI_13 13 Generates DMA software request bit 13
|
|
DM1SRI.DM1SRI_12 12 Generates DMA software request bit 12
|
|
DM1SRI.DM1SRI_11 11 Generates DMA software request bit 11
|
|
DM1SRI.DM1SRI_10 10 Generates DMA software request bit 10
|
|
DM1SRI.DM1SRI_9 9 Generates DMA software request bit 9
|
|
DM1SRI.DM1SRI_8 8 Generates DMA software request bit 8
|
|
DM1SRI.DM1SRI_7 7 Generates DMA software request bit 7
|
|
DM1SRI.DM1SRI_6 6 Generates DMA software request bit 6
|
|
DM1SRI.DM1SRI_5 5 Generates DMA software request bit 5
|
|
DM1SRI.DM1SRI_4 4 Generates DMA software request bit 4
|
|
DM1SRI.DM1SRI_3 3 Generates DMA software request bit 3
|
|
DM1SRI.DM1SRI_2 2 Generates DMA software request bit 2
|
|
DM1SRI.DM1SRI_1 1 Generates DMA software request bit 1
|
|
DM1SRI.DM1SRI_0 0 Generates DMA software request bit 0
|
|
DM2SRI 0x00800464 DMA2 Software Request Generation Register
|
|
DM2SRI.DM2SRI_15 15 Generates DMA software request bit 15
|
|
DM2SRI.DM2SRI_14 14 Generates DMA software request bit 14
|
|
DM2SRI.DM2SRI_13 13 Generates DMA software request bit 13
|
|
DM2SRI.DM2SRI_12 12 Generates DMA software request bit 12
|
|
DM2SRI.DM2SRI_11 11 Generates DMA software request bit 11
|
|
DM2SRI.DM2SRI_10 10 Generates DMA software request bit 10
|
|
DM2SRI.DM2SRI_9 9 Generates DMA software request bit 9
|
|
DM2SRI.DM2SRI_8 8 Generates DMA software request bit 8
|
|
DM2SRI.DM2SRI_7 7 Generates DMA software request bit 7
|
|
DM2SRI.DM2SRI_6 6 Generates DMA software request bit 6
|
|
DM2SRI.DM2SRI_5 5 Generates DMA software request bit 5
|
|
DM2SRI.DM2SRI_4 4 Generates DMA software request bit 4
|
|
DM2SRI.DM2SRI_3 3 Generates DMA software request bit 3
|
|
DM2SRI.DM2SRI_2 2 Generates DMA software request bit 2
|
|
DM2SRI.DM2SRI_1 1 Generates DMA software request bit 1
|
|
DM2SRI.DM2SRI_0 0 Generates DMA software request bit 0
|
|
DM3SRI 0x00800466 DMA3 Software Request Generation Register
|
|
DM3SRI.DM3SRI_15 15 Generates DMA software request bit 15
|
|
DM3SRI.DM3SRI_14 14 Generates DMA software request bit 14
|
|
DM3SRI.DM3SRI_13 13 Generates DMA software request bit 13
|
|
DM3SRI.DM3SRI_12 12 Generates DMA software request bit 12
|
|
DM3SRI.DM3SRI_11 11 Generates DMA software request bit 11
|
|
DM3SRI.DM3SRI_10 10 Generates DMA software request bit 10
|
|
DM3SRI.DM3SRI_9 9 Generates DMA software request bit 9
|
|
DM3SRI.DM3SRI_8 8 Generates DMA software request bit 8
|
|
DM3SRI.DM3SRI_7 7 Generates DMA software request bit 7
|
|
DM3SRI.DM3SRI_6 6 Generates DMA software request bit 6
|
|
DM3SRI.DM3SRI_5 5 Generates DMA software request bit 5
|
|
DM3SRI.DM3SRI_4 4 Generates DMA software request bit 4
|
|
DM3SRI.DM3SRI_3 3 Generates DMA software request bit 3
|
|
DM3SRI.DM3SRI_2 2 Generates DMA software request bit 2
|
|
DM3SRI.DM3SRI_1 1 Generates DMA software request bit 1
|
|
DM3SRI.DM3SRI_0 0 Generates DMA software request bit 0
|
|
DM4SRI 0x00800468 DMA4 Software Request Generation Register
|
|
DM4SRI.DM4SRI_15 15 Generates DMA software request bit 15
|
|
DM4SRI.DM4SRI_14 14 Generates DMA software request bit 14
|
|
DM4SRI.DM4SRI_13 13 Generates DMA software request bit 13
|
|
DM4SRI.DM4SRI_12 12 Generates DMA software request bit 12
|
|
DM4SRI.DM4SRI_11 11 Generates DMA software request bit 11
|
|
DM4SRI.DM4SRI_10 10 Generates DMA software request bit 10
|
|
DM4SRI.DM4SRI_9 9 Generates DMA software request bit 9
|
|
DM4SRI.DM4SRI_8 8 Generates DMA software request bit 8
|
|
DM4SRI.DM4SRI_7 7 Generates DMA software request bit 7
|
|
DM4SRI.DM4SRI_6 6 Generates DMA software request bit 6
|
|
DM4SRI.DM4SRI_5 5 Generates DMA software request bit 5
|
|
DM4SRI.DM4SRI_4 4 Generates DMA software request bit 4
|
|
DM4SRI.DM4SRI_3 3 Generates DMA software request bit 3
|
|
DM4SRI.DM4SRI_2 2 Generates DMA software request bit 2
|
|
DM4SRI.DM4SRI_1 1 Generates DMA software request bit 1
|
|
DM4SRI.DM4SRI_0 0 Generates DMA software request bit 0
|
|
RESERVED0080046A 0x0080046A RESERVED
|
|
RESERVED0080046B 0x0080046B RESERVED
|
|
RESERVED0080046C 0x0080046C RESERVED
|
|
RESERVED0080046D 0x0080046D RESERVED
|
|
RESERVED0080046E 0x0080046E RESERVED
|
|
RESERVED0080046F 0x0080046F RESERVED
|
|
DM5SRI 0x00800470 DMA5 Software Request Generation Register
|
|
DM5SRI.DM5SRI_15 15 Generates DMA software request bit 15
|
|
DM5SRI.DM5SRI_14 14 Generates DMA software request bit 14
|
|
DM5SRI.DM5SRI_13 13 Generates DMA software request bit 13
|
|
DM5SRI.DM5SRI_12 12 Generates DMA software request bit 12
|
|
DM5SRI.DM5SRI_11 11 Generates DMA software request bit 11
|
|
DM5SRI.DM5SRI_10 10 Generates DMA software request bit 10
|
|
DM5SRI.DM5SRI_9 9 Generates DMA software request bit 9
|
|
DM5SRI.DM5SRI_8 8 Generates DMA software request bit 8
|
|
DM5SRI.DM5SRI_7 7 Generates DMA software request bit 7
|
|
DM5SRI.DM5SRI_6 6 Generates DMA software request bit 6
|
|
DM5SRI.DM5SRI_5 5 Generates DMA software request bit 5
|
|
DM5SRI.DM5SRI_4 4 Generates DMA software request bit 4
|
|
DM5SRI.DM5SRI_3 3 Generates DMA software request bit 3
|
|
DM5SRI.DM5SRI_2 2 Generates DMA software request bit 2
|
|
DM5SRI.DM5SRI_1 1 Generates DMA software request bit 1
|
|
DM5SRI.DM5SRI_0 0 Generates DMA software request bit 0
|
|
DM6SRI 0x00800472 DMA6 Software Request Generation Register
|
|
DM6SRI.DM6SRI_15 15 Generates DMA software request bit 15
|
|
DM6SRI.DM6SRI_14 14 Generates DMA software request bit 14
|
|
DM6SRI.DM6SRI_13 13 Generates DMA software request bit 13
|
|
DM6SRI.DM6SRI_12 12 Generates DMA software request bit 12
|
|
DM6SRI.DM6SRI_11 11 Generates DMA software request bit 11
|
|
DM6SRI.DM6SRI_10 10 Generates DMA software request bit 10
|
|
DM6SRI.DM6SRI_9 9 Generates DMA software request bit 9
|
|
DM6SRI.DM6SRI_8 8 Generates DMA software request bit 8
|
|
DM6SRI.DM6SRI_7 7 Generates DMA software request bit 7
|
|
DM6SRI.DM6SRI_6 6 Generates DMA software request bit 6
|
|
DM6SRI.DM6SRI_5 5 Generates DMA software request bit 5
|
|
DM6SRI.DM6SRI_4 4 Generates DMA software request bit 4
|
|
DM6SRI.DM6SRI_3 3 Generates DMA software request bit 3
|
|
DM6SRI.DM6SRI_2 2 Generates DMA software request bit 2
|
|
DM6SRI.DM6SRI_1 1 Generates DMA software request bit 1
|
|
DM6SRI.DM6SRI_0 0 Generates DMA software request bit 0
|
|
DM7SRI 0x00800474 DMA7 Software Request Generation Register
|
|
DM7SRI.DM7SRI_15 15 Generates DMA software request bit 15
|
|
DM7SRI.DM7SRI_14 14 Generates DMA software request bit 14
|
|
DM7SRI.DM7SRI_13 13 Generates DMA software request bit 13
|
|
DM7SRI.DM7SRI_12 12 Generates DMA software request bit 12
|
|
DM7SRI.DM7SRI_11 11 Generates DMA software request bit 11
|
|
DM7SRI.DM7SRI_10 10 Generates DMA software request bit 10
|
|
DM7SRI.DM7SRI_9 9 Generates DMA software request bit 9
|
|
DM7SRI.DM7SRI_8 8 Generates DMA software request bit 8
|
|
DM7SRI.DM7SRI_7 7 Generates DMA software request bit 7
|
|
DM7SRI.DM7SRI_6 6 Generates DMA software request bit 6
|
|
DM7SRI.DM7SRI_5 5 Generates DMA software request bit 5
|
|
DM7SRI.DM7SRI_4 4 Generates DMA software request bit 4
|
|
DM7SRI.DM7SRI_3 3 Generates DMA software request bit 3
|
|
DM7SRI.DM7SRI_2 2 Generates DMA software request bit 2
|
|
DM7SRI.DM7SRI_1 1 Generates DMA software request bit 1
|
|
DM7SRI.DM7SRI_0 0 Generates DMA software request bit 0
|
|
DM8SRI 0x00800476 DMA8 Software Request Generation Register
|
|
DM8SRI.DM8SRI_15 15 Generates DMA software request bit 15
|
|
DM8SRI.DM8SRI_14 14 Generates DMA software request bit 14
|
|
DM8SRI.DM8SRI_13 13 Generates DMA software request bit 13
|
|
DM8SRI.DM8SRI_12 12 Generates DMA software request bit 12
|
|
DM8SRI.DM8SRI_11 11 Generates DMA software request bit 11
|
|
DM8SRI.DM8SRI_10 10 Generates DMA software request bit 10
|
|
DM8SRI.DM8SRI_9 9 Generates DMA software request bit 9
|
|
DM8SRI.DM8SRI_8 8 Generates DMA software request bit 8
|
|
DM8SRI.DM8SRI_7 7 Generates DMA software request bit 7
|
|
DM8SRI.DM8SRI_6 6 Generates DMA software request bit 6
|
|
DM8SRI.DM8SRI_5 5 Generates DMA software request bit 5
|
|
DM8SRI.DM8SRI_4 4 Generates DMA software request bit 4
|
|
DM8SRI.DM8SRI_3 3 Generates DMA software request bit 3
|
|
DM8SRI.DM8SRI_2 2 Generates DMA software request bit 2
|
|
DM8SRI.DM8SRI_1 1 Generates DMA software request bit 1
|
|
DM8SRI.DM8SRI_0 0 Generates DMA software request bit 0
|
|
DM9SRI 0x00800478 DMA9 Software Request Generation Register
|
|
DM9SRI.DM9SRI_15 15 Generates DMA software request bit 15
|
|
DM9SRI.DM9SRI_14 14 Generates DMA software request bit 14
|
|
DM9SRI.DM9SRI_13 13 Generates DMA software request bit 13
|
|
DM9SRI.DM9SRI_12 12 Generates DMA software request bit 12
|
|
DM9SRI.DM9SRI_11 11 Generates DMA software request bit 11
|
|
DM9SRI.DM9SRI_10 10 Generates DMA software request bit 10
|
|
DM9SRI.DM9SRI_9 9 Generates DMA software request bit 9
|
|
DM9SRI.DM9SRI_8 8 Generates DMA software request bit 8
|
|
DM9SRI.DM9SRI_7 7 Generates DMA software request bit 7
|
|
DM9SRI.DM9SRI_6 6 Generates DMA software request bit 6
|
|
DM9SRI.DM9SRI_5 5 Generates DMA software request bit 5
|
|
DM9SRI.DM9SRI_4 4 Generates DMA software request bit 4
|
|
DM9SRI.DM9SRI_3 3 Generates DMA software request bit 3
|
|
DM9SRI.DM9SRI_2 2 Generates DMA software request bit 2
|
|
DM9SRI.DM9SRI_1 1 Generates DMA software request bit 1
|
|
DM9SRI.DM9SRI_0 0 Generates DMA software request bit 0
|
|
P0DATA 0x00800700 P0 Data Register
|
|
P0DATA.P07DT 7 Port P07 data
|
|
P0DATA.P06DT 6 Port P06 data
|
|
P0DATA.P05DT 5 Port P05 data
|
|
P0DATA.P04DT 4 Port P04 data
|
|
P0DATA.P03DT 3 Port P03 data
|
|
P0DATA.P02DT 2 Port P02 data
|
|
P0DATA.P01DT 1 Port P01 data
|
|
P0DATA.P00DT 0 Port P00 data
|
|
P1DATA 0x00800701 P1 Data Register
|
|
P1DATA.P17DT 7 Port P17 data
|
|
P1DATA.P16DT 6 Port P16 data
|
|
P1DATA.P15DT 5 Port P15 data
|
|
P1DATA.P14DT 4 Port P14 data
|
|
P1DATA.P13DT 3 Port P13 data
|
|
P1DATA.P12DT 2 Port P12 data
|
|
P1DATA.P11DT 1 Port P11 data
|
|
P1DATA.P10DT 0 Port P10 data
|
|
P2DATA 0x00800702 P2 Data Register
|
|
P2DATA.P27DT 7 Port P27 data
|
|
P2DATA.P26DT 6 Port P26 data
|
|
P2DATA.P25DT 5 Port P25 data
|
|
P2DATA.P24DT 4 Port P24 data
|
|
P2DATA.P23DT 3 Port P23 data
|
|
P2DATA.P22DT 2 Port P22 data
|
|
P2DATA.P21DT 1 Port P21 data
|
|
P2DATA.P20DT 0 Port P20 data
|
|
P3DATA 0x00800703 P3 Data Register
|
|
P3DATA.P37DT 7 Port P37 data
|
|
P3DATA.P36DT 6 Port P36 data
|
|
P3DATA.P35DT 5 Port P35 data
|
|
P3DATA.P34DT 4 Port P34 data
|
|
P3DATA.P33DT 3 Port P33 data
|
|
P3DATA.P32DT 2 Port P32 data
|
|
P3DATA.P31DT 1 Port P31 data
|
|
P3DATA.P30DT 0 Port P30 data
|
|
P4DATA 0x00800704 P4 Data Register
|
|
P4DATA.P47DT 7 Port P47 data
|
|
P4DATA.P46DT 6 Port P46 data
|
|
P4DATA.P45DT 5 Port P45 data
|
|
P4DATA.P44DT 4 Port P44 data
|
|
P4DATA.P43DT 3 Port P43 data
|
|
P4DATA.P42DT 2 Port P42 data
|
|
P4DATA.P41DT 1 Port P41 data
|
|
P4DATA.P40DT 0 Port P40 data
|
|
RESERVED00800705 0x00800705 RESERVED
|
|
P6DATA 0x00800706 P6 Data Register
|
|
P6DATA.P67DT 7 Port P67 data
|
|
P6DATA.P66DT 6 Port P66 data
|
|
P6DATA.P65DT 5 Port P65 data
|
|
P6DATA.P64DT 4 Port P64 data
|
|
P6DATA.P63DT 3 Port P63 data
|
|
P6DATA.P62DT 2 Port P62 data
|
|
P6DATA.P61DT 1 Port P61 data
|
|
P6DATA.P60DT 0 Port P60 data
|
|
P7DATA 0x00800707 P7 Data Register
|
|
P7DATA.P77DT 7 Port P77 data
|
|
P7DATA.P76DT 6 Port P76 data
|
|
P7DATA.P75DT 5 Port P75 data
|
|
P7DATA.P74DT 4 Port P74 data
|
|
P7DATA.P73DT 3 Port P73 data
|
|
P7DATA.P72DT 2 Port P72 data
|
|
P7DATA.P71DT 1 Port P71 data
|
|
P7DATA.P70DT 0 Port P70 data
|
|
P8DATA 0x00800708 P8 Data Register
|
|
P8DATA.P87DT 7 Port P87 data
|
|
P8DATA.P86DT 6 Port P86 data
|
|
P8DATA.P85DT 5 Port P85 data
|
|
P8DATA.P84DT 4 Port P84 data
|
|
P8DATA.P83DT 3 Port P83 data
|
|
P8DATA.P82DT 2 Port P82 data
|
|
P8DATA.P81DT 1 Port P81 data
|
|
P8DATA.P80DT 0 Port P80 data
|
|
P9DATA 0x00800709 P9 Data Register
|
|
P9DATA.P97DT 7 Port P97 data
|
|
P9DATA.P96DT 6 Port P96 data
|
|
P9DATA.P95DT 5 Port P95 data
|
|
P9DATA.P94DT 4 Port P94 data
|
|
P9DATA.P93DT 3 Port P93 data
|
|
P9DATA.P92DT 2 Port P92 data
|
|
P9DATA.P91DT 1 Port P91 data
|
|
P9DATA.P90DT 0 Port P90 data
|
|
P10DATA 0x0080070A P10 Data Register
|
|
P10DATA.P107DT 7 Port P107 data
|
|
P10DATA.P106DT 6 Port P106 data
|
|
P10DATA.P105DT 5 Port P105 data
|
|
P10DATA.P104DT 4 Port P104 data
|
|
P10DATA.P103DT 3 Port P103 data
|
|
P10DATA.P102DT 2 Port P102 data
|
|
P10DATA.P101DT 1 Port P101 data
|
|
P10DATA.P100DT 0 Port P100 data
|
|
P11DATA 0x0080070B P11 Data Register
|
|
P11DATA.P117DT 7 Port P117 data
|
|
P11DATA.P116DT 6 Port P116 data
|
|
P11DATA.P115DT 5 Port P115 data
|
|
P11DATA.P114DT 4 Port P114 data
|
|
P11DATA.P113DT 3 Port P113 data
|
|
P11DATA.P112DT 2 Port P112 data
|
|
P11DATA.P111DT 1 Port P111 data
|
|
P11DATA.P110DT 0 Port P110 data
|
|
P12DATA 0x0080070C P12 Data Register
|
|
P12DATA.P127DT 7 Port P127 data
|
|
P12DATA.P126DT 6 Port P126 data
|
|
P12DATA.P125DT 5 Port P125 data
|
|
P12DATA.P124DT 4 Port P124 data
|
|
P12DATA.P123DT 3 Port P123 data
|
|
P12DATA.P122DT 2 Port P122 data
|
|
P12DATA.P121DT 1 Port P121 data
|
|
P12DATA.P120DT 0 Port P120 data
|
|
P13DATA 0x0080070D P13 Data Register
|
|
P13DATA.P137DT 7 Port P137 data
|
|
P13DATA.P136DT 6 Port P136 data
|
|
P13DATA.P135DT 5 Port P135 data
|
|
P13DATA.P134DT 4 Port P134 data
|
|
P13DATA.P133DT 3 Port P133 data
|
|
P13DATA.P132DT 2 Port P132 data
|
|
P13DATA.P131DT 1 Port P131 data
|
|
P13DATA.P130DT 0 Port P130 data
|
|
P14DATA 0x0080070E P14 Data Register
|
|
P14DATA.P147DT 7 Port P147 data
|
|
P14DATA.P146DT 6 Port P146 data
|
|
P14DATA.P145DT 5 Port P145 data
|
|
P14DATA.P144DT 4 Port P144 data
|
|
P14DATA.P143DT 3 Port P143 data
|
|
P14DATA.P142DT 2 Port P142 data
|
|
P14DATA.P141DT 1 Port P141 data
|
|
P14DATA.P140DT 0 Port P140 data
|
|
P15DATA 0x0080070F P15 Data Register
|
|
P15DATA.P157DT 7 Port P157 data
|
|
P15DATA.P156DT 6 Port P156 data
|
|
P15DATA.P155DT 5 Port P155 data
|
|
P15DATA.P154DT 4 Port P154 data
|
|
P15DATA.P153DT 3 Port P153 data
|
|
P15DATA.P152DT 2 Port P152 data
|
|
P15DATA.P151DT 1 Port P151 data
|
|
P15DATA.P150DT 0 Port P150 data
|
|
P16DATA 0x00800710 P16 Data Register
|
|
P16DATA.P167DT 7 Port P167 data
|
|
P16DATA.P166DT 6 Port P166 data
|
|
P16DATA.P165DT 5 Port P165 data
|
|
P16DATA.P164DT 4 Port P164 data
|
|
P16DATA.P163DT 3 Port P163 data
|
|
P16DATA.P162DT 2 Port P162 data
|
|
P16DATA.P161DT 1 Port P161 data
|
|
P16DATA.P160DT 0 Port P160 data
|
|
P17DATA 0x00800711 P17 Data Register
|
|
P17DATA.P177DT 7 Port P177 data
|
|
P17DATA.P176DT 6 Port P176 data
|
|
P17DATA.P175DT 5 Port P175 data
|
|
P17DATA.P174DT 4 Port P174 data
|
|
P17DATA.P173DT 3 Port P173 data
|
|
P17DATA.P172DT 2 Port P172 data
|
|
P17DATA.P171DT 1 Port P171 data
|
|
P17DATA.P170DT 0 Port P170 data
|
|
P18DATA 0x00800712 P18 Data Register
|
|
P18DATA.P187DT 7 Port P187 data
|
|
P18DATA.P186DT 6 Port P186 data
|
|
P18DATA.P185DT 5 Port P185 data
|
|
P18DATA.P184DT 4 Port P184 data
|
|
P18DATA.P183DT 3 Port P183 data
|
|
P18DATA.P182DT 2 Port P182 data
|
|
P18DATA.P181DT 1 Port P181 data
|
|
P18DATA.P180DT 0 Port P180 data
|
|
P19DATA 0x00800713 P19 Data Register
|
|
P19DATA.P197DT 7 Port P197 data
|
|
P19DATA.P196DT 6 Port P196 data
|
|
P19DATA.P195DT 5 Port P195 data
|
|
P19DATA.P194DT 4 Port P194 data
|
|
P19DATA.P193DT 3 Port P193 data
|
|
P19DATA.P192DT 2 Port P192 data
|
|
P19DATA.P191DT 1 Port P191 data
|
|
P19DATA.P190DT 0 Port P190 data
|
|
P20DATA 0x00800714 P20 Data Register
|
|
P20DATA.P207DT 7 Port P207 data
|
|
P20DATA.P206DT 6 Port P206 data
|
|
P20DATA.P205DT 5 Port P205 data
|
|
P20DATA.P204DT 4 Port P204 data
|
|
P20DATA.P203DT 3 Port P203 data
|
|
P20DATA.P202DT 2 Port P202 data
|
|
P20DATA.P201DT 1 Port P201 data
|
|
P20DATA.P200DT 0 Port P200 data
|
|
P21DATA 0x00800715 P21 Data Register
|
|
P21DATA.P217DT 7 Port P217 data
|
|
P21DATA.P216DT 6 Port P216 data
|
|
P21DATA.P215DT 5 Port P215 data
|
|
P21DATA.P214DT 4 Port P214 data
|
|
P21DATA.P213DT 3 Port P213 data
|
|
P21DATA.P212DT 2 Port P212 data
|
|
P21DATA.P211DT 1 Port P211 data
|
|
P21DATA.P210DT 0 Port P210 data
|
|
P22DATA 0x00800716 P22 Data Register
|
|
P22DATA.P227DT 7 Port P227 data
|
|
P22DATA.P226DT 6 Port P226 data
|
|
P22DATA.P225DT 5 Port P225 data
|
|
P22DATA.P224DT 4 Port P224 data
|
|
P22DATA.P223DT 3 Port P223 data
|
|
P22DATA.P222DT 2 Port P222 data
|
|
P22DATA.P221DT 1 Port P221 data
|
|
P22DATA.P220DT 0 Port P220 data
|
|
RESERVED00800717 0x00800717 RESERVED
|
|
RESERVED00800718 0x00800718 RESERVED
|
|
RESERVED00800719 0x00800719 RESERVED
|
|
RESERVED0080071A 0x0080071A RESERVED
|
|
RESERVED0080071B 0x0080071B RESERVED
|
|
RESERVED0080071C 0x0080071C RESERVED
|
|
RESERVED0080071D 0x0080071D RESERVED
|
|
RESERVED0080071E 0x0080071E RESERVED
|
|
RESERVED0080071F 0x0080071F RESERVED
|
|
P0DIR 0x00800720 P0 Direction Register
|
|
P0DIR.P07DIR 7 Port P07 direction bit
|
|
P0DIR.P06DIR 6 Port P06 direction bit
|
|
P0DIR.P05DIR 5 Port P05 direction bit
|
|
P0DIR.P04DIR 4 Port P04 direction bit
|
|
P0DIR.P03DIR 3 Port P03 direction bit
|
|
P0DIR.P02DIR 2 Port P02 direction bit
|
|
P0DIR.P01DIR 1 Port P01 direction bit
|
|
P0DIR.P00DIR 0 Port P00 direction bit
|
|
P1DIR 0x00800721 P1 Direction Register
|
|
P1DIR.P17DIR 7 Port P17 direction bit
|
|
P1DIR.P16DIR 6 Port P16 direction bit
|
|
P1DIR.P15DIR 5 Port P15 direction bit
|
|
P1DIR.P14DIR 4 Port P14 direction bit
|
|
P1DIR.P13DIR 3 Port P13 direction bit
|
|
P1DIR.P12DIR 2 Port P12 direction bit
|
|
P1DIR.P11DIR 1 Port P11 direction bit
|
|
P1DIR.P10DIR 0 Port P10 direction bit
|
|
P2DIR 0x00800722 P2 Direction Register
|
|
P2DIR.P27DIR 7 Port P27 direction bit
|
|
P2DIR.P26DIR 6 Port P26 direction bit
|
|
P2DIR.P25DIR 5 Port P25 direction bit
|
|
P2DIR.P24DIR 4 Port P24 direction bit
|
|
P2DIR.P23DIR 3 Port P23 direction bit
|
|
P2DIR.P22DIR 2 Port P22 direction bit
|
|
P2DIR.P21DIR 1 Port P21 direction bit
|
|
P2DIR.P20DIR 0 Port P20 direction bit
|
|
P3DIR 0x00800723 P3 Direction Register
|
|
P3DIR.P37DIR 7 Port P37 direction bit
|
|
P3DIR.P36DIR 6 Port P36 direction bit
|
|
P3DIR.P35DIR 5 Port P35 direction bit
|
|
P3DIR.P34DIR 4 Port P34 direction bit
|
|
P3DIR.P33DIR 3 Port P33 direction bit
|
|
P3DIR.P32DIR 2 Port P32 direction bit
|
|
P3DIR.P31DIR 1 Port P31 direction bit
|
|
P3DIR.P30DIR 0 Port P30 direction bit
|
|
P4DIR 0x00800724 P4 Direction Register
|
|
P4DIR.P47DIR 7 Port P47 direction bit
|
|
P4DIR.P46DIR 6 Port P46 direction bit
|
|
P4DIR.P45DIR 5 Port P45 direction bit
|
|
P4DIR.P44DIR 4 Port P44 direction bit
|
|
P4DIR.P43DIR 3 Port P43 direction bit
|
|
P4DIR.P42DIR 2 Port P42 direction bit
|
|
P4DIR.P41DIR 1 Port P41 direction bit
|
|
P4DIR.P40DIR 0 Port P40 direction bit
|
|
RESERVED00800725 0x00800725 RESERVED
|
|
P6DIR 0x00800726 P6 Direction Register
|
|
P6DIR.P67DIR 7 Port P67 direction bit
|
|
P6DIR.P66DIR 6 Port P66 direction bit
|
|
P6DIR.P65DIR 5 Port P65 direction bit
|
|
P6DIR.P64DIR 4 Port P64 direction bit
|
|
P6DIR.P63DIR 3 Port P63 direction bit
|
|
P6DIR.P62DIR 2 Port P62 direction bit
|
|
P6DIR.P61DIR 1 Port P61 direction bit
|
|
P6DIR.P60DIR 0 Port P60 direction bit
|
|
P7DIR 0x00800727 P7 Direction Register
|
|
P7DIR.P77DIR 7 Port P77 direction bit
|
|
P7DIR.P76DIR 6 Port P76 direction bit
|
|
P7DIR.P75DIR 5 Port P75 direction bit
|
|
P7DIR.P74DIR 4 Port P74 direction bit
|
|
P7DIR.P73DIR 3 Port P73 direction bit
|
|
P7DIR.P72DIR 2 Port P72 direction bit
|
|
P7DIR.P71DIR 1 Port P71 direction bit
|
|
P7DIR.P70DIR 0 Port P70 direction bit
|
|
P8DIR 0x00800728 P8 Direction Register
|
|
P8DIR.P87DIR 7 Port P87 direction bit
|
|
P8DIR.P86DIR 6 Port P86 direction bit
|
|
P8DIR.P85DIR 5 Port P85 direction bit
|
|
P8DIR.P84DIR 4 Port P84 direction bit
|
|
P8DIR.P83DIR 3 Port P83 direction bit
|
|
P8DIR.P82DIR 2 Port P82 direction bit
|
|
P8DIR.P81DIR 1 Port P81 direction bit
|
|
P8DIR.P80DIR 0 Port P80 direction bit
|
|
P9DIR 0x00800729 P9 Direction Register
|
|
P9DIR.P97DIR 7 Port P97 direction bit
|
|
P9DIR.P96DIR 6 Port P96 direction bit
|
|
P9DIR.P95DIR 5 Port P95 direction bit
|
|
P9DIR.P94DIR 4 Port P94 direction bit
|
|
P9DIR.P93DIR 3 Port P93 direction bit
|
|
P9DIR.P92DIR 2 Port P92 direction bit
|
|
P9DIR.P91DIR 1 Port P91 direction bit
|
|
P9DIR.P90DIR 0 Port P90 direction bit
|
|
P10DIR 0x0080072A P10 Direction Register
|
|
P10DIR.P107DIR 7 Port P107 direction bit
|
|
P10DIR.P106DIR 6 Port P106 direction bit
|
|
P10DIR.P105DIR 5 Port P105 direction bit
|
|
P10DIR.P104DIR 4 Port P104 direction bit
|
|
P10DIR.P103DIR 3 Port P103 direction bit
|
|
P10DIR.P102DIR 2 Port P102 direction bit
|
|
P10DIR.P101DIR 1 Port P101 direction bit
|
|
P10DIR.P100DIR 0 Port P100 direction bit
|
|
P11DIR 0x0080072B P11 Direction Register
|
|
P11DIR.P117DIR 7 Port P117 direction bit
|
|
P11DIR.P116DIR 6 Port P116 direction bit
|
|
P11DIR.P115DIR 5 Port P115 direction bit
|
|
P11DIR.P114DIR 4 Port P114 direction bit
|
|
P11DIR.P113DIR 3 Port P113 direction bit
|
|
P11DIR.P112DIR 2 Port P112 direction bit
|
|
P11DIR.P111DIR 1 Port P111 direction bit
|
|
P11DIR.P110DIR 0 Port P110 direction bit
|
|
P12DIR 0x0080072C P12 Direction Register
|
|
P12DIR.P127DIR 7 Port P127 direction bit
|
|
P12DIR.P126DIR 6 Port P126 direction bit
|
|
P12DIR.P125DIR 5 Port P125 direction bit
|
|
P12DIR.P124DIR 4 Port P124 direction bit
|
|
P12DIR.P123DIR 3 Port P123 direction bit
|
|
P12DIR.P122DIR 2 Port P122 direction bit
|
|
P12DIR.P121DIR 1 Port P121 direction bit
|
|
P12DIR.P120DIR 0 Port P120 direction bit
|
|
P13DIR 0x0080072D P13 Direction Register
|
|
P13DIR.P137DIR 7 Port P137 direction bit
|
|
P13DIR.P136DIR 6 Port P136 direction bit
|
|
P13DIR.P135DIR 5 Port P135 direction bit
|
|
P13DIR.P134DIR 4 Port P134 direction bit
|
|
P13DIR.P133DIR 3 Port P133 direction bit
|
|
P13DIR.P132DIR 2 Port P132 direction bit
|
|
P13DIR.P131DIR 1 Port P131 direction bit
|
|
P13DIR.P130DIR 0 Port P130 direction bit
|
|
P14DIR 0x0080072E P14 Direction Register
|
|
P14DIR.P147DIR 7 Port P147 direction bit
|
|
P14DIR.P146DIR 6 Port P146 direction bit
|
|
P14DIR.P145DIR 5 Port P145 direction bit
|
|
P14DIR.P144DIR 4 Port P144 direction bit
|
|
P14DIR.P143DIR 3 Port P143 direction bit
|
|
P14DIR.P142DIR 2 Port P142 direction bit
|
|
P14DIR.P141DIR 1 Port P141 direction bit
|
|
P14DIR.P140DIR 0 Port P140 direction bit
|
|
P15DIR 0x0080072F P15 Direction Register
|
|
P15DIR.P157DIR 7 Port P157 direction bit
|
|
P15DIR.P156DIR 6 Port P156 direction bit
|
|
P15DIR.P155DIR 5 Port P155 direction bit
|
|
P15DIR.P154DIR 4 Port P154 direction bit
|
|
P15DIR.P153DIR 3 Port P153 direction bit
|
|
P15DIR.P152DIR 2 Port P152 direction bit
|
|
P15DIR.P151DIR 1 Port P151 direction bit
|
|
P15DIR.P150DIR 0 Port P150 direction bit
|
|
P16DIR 0x00800730 P16 Direction Register
|
|
P16DIR.P167DIR 7 Port P167 direction bit
|
|
P16DIR.P166DIR 6 Port P166 direction bit
|
|
P16DIR.P165DIR 5 Port P165 direction bit
|
|
P16DIR.P164DIR 4 Port P164 direction bit
|
|
P16DIR.P163DIR 3 Port P163 direction bit
|
|
P16DIR.P162DIR 2 Port P162 direction bit
|
|
P16DIR.P161DIR 1 Port P161 direction bit
|
|
P16DIR.P160DIR 0 Port P160 direction bit
|
|
P17DIR 0x00800731 P17 Direction Register
|
|
P17DIR.P177DIR 7 Port P177 direction bit
|
|
P17DIR.P176DIR 6 Port P176 direction bit
|
|
P17DIR.P175DIR 5 Port P175 direction bit
|
|
P17DIR.P174DIR 4 Port P174 direction bit
|
|
P17DIR.P173DIR 3 Port P173 direction bit
|
|
P17DIR.P172DIR 2 Port P172 direction bit
|
|
P17DIR.P171DIR 1 Port P171 direction bit
|
|
P17DIR.P170DIR 0 Port P170 direction bit
|
|
P18DIR 0x00800732 P18 Direction Register
|
|
P18DIR.P187DIR 7 Port P187 direction bit
|
|
P18DIR.P186DIR 6 Port P186 direction bit
|
|
P18DIR.P185DIR 5 Port P185 direction bit
|
|
P18DIR.P184DIR 4 Port P184 direction bit
|
|
P18DIR.P183DIR 3 Port P183 direction bit
|
|
P18DIR.P182DIR 2 Port P182 direction bit
|
|
P18DIR.P181DIR 1 Port P181 direction bit
|
|
P18DIR.P180DIR 0 Port P180 direction bit
|
|
P19DIR 0x00800733 P19 Direction Register
|
|
P19DIR.P197DIR 7 Port P197 direction bit
|
|
P19DIR.P196DIR 6 Port P196 direction bit
|
|
P19DIR.P195DIR 5 Port P195 direction bit
|
|
P19DIR.P194DIR 4 Port P194 direction bit
|
|
P19DIR.P193DIR 3 Port P193 direction bit
|
|
P19DIR.P192DIR 2 Port P192 direction bit
|
|
P19DIR.P191DIR 1 Port P191 direction bit
|
|
P19DIR.P190DIR 0 Port P190 direction bit
|
|
P20DIR 0x00800734 P20 Direction Register
|
|
P20DIR.P207DIR 7 Port P207 direction bit
|
|
P20DIR.P206DIR 6 Port P206 direction bit
|
|
P20DIR.P205DIR 5 Port P205 direction bit
|
|
P20DIR.P204DIR 4 Port P204 direction bit
|
|
P20DIR.P203DIR 3 Port P203 direction bit
|
|
P20DIR.P202DIR 2 Port P202 direction bit
|
|
P20DIR.P201DIR 1 Port P201 direction bit
|
|
P20DIR.P200DIR 0 Port P200 direction bit
|
|
P21DIR 0x00800735 P21 Direction Register
|
|
P21DIR.P217DIR 7 Port P217 direction bit
|
|
P21DIR.P216DIR 6 Port P216 direction bit
|
|
P21DIR.P215DIR 5 Port P215 direction bit
|
|
P21DIR.P214DIR 4 Port P214 direction bit
|
|
P21DIR.P213DIR 3 Port P213 direction bit
|
|
P21DIR.P212DIR 2 Port P212 direction bit
|
|
P21DIR.P211DIR 1 Port P211 direction bit
|
|
P21DIR.P210DIR 0 Port P210 direction bit
|
|
P22DIR 0x00800736 P22 Direction Register
|
|
P22DIR.P227DIR 7 Port P227 direction bit
|
|
P22DIR.P226DIR 6 Port P226 direction bit
|
|
P22DIR.P225DIR 5 Port P225 direction bit
|
|
P22DIR.P224DIR 4 Port P224 direction bit
|
|
P22DIR.P223DIR 3 Port P223 direction bit
|
|
P22DIR.P222DIR 2 Port P222 direction bit
|
|
P22DIR.P221DIR 1 Port P221 direction bit
|
|
P22DIR.P220DIR 0 Port P220 direction bit
|
|
RESERVED00800737 0x00800737 RESERVED
|
|
RESERVED00800738 0x00800738 RESERVED
|
|
RESERVED00800739 0x00800739 RESERVED
|
|
RESERVED0080073A 0x0080073A RESERVED
|
|
RESERVED0080073B 0x0080073B RESERVED
|
|
RESERVED0080073C 0x0080073C RESERVED
|
|
RESERVED0080073D 0x0080073D RESERVED
|
|
RESERVED0080073E 0x0080073E RESERVED
|
|
RESERVED0080073F 0x0080073F RESERVED
|
|
RESERVED00800740 0x00800740 RESERVED
|
|
RESERVED00800741 0x00800741 RESERVED
|
|
RESERVED00800742 0x00800742 RESERVED
|
|
RESERVED00800743 0x00800743 RESERVED
|
|
RESERVED00800744 0x00800744 RESERVED
|
|
PIEN 0x00800745 Port Input Function Enable Register
|
|
PIEN.PIEN0 15 Port input function enable bit
|
|
P6MOD 0x00800746 P6 Operation Mode Register
|
|
P6MOD.P67MOD 7 Port P67 operation mode
|
|
P6MOD.P66MOD 6 Port P66 operation mode
|
|
P6MOD.P65MOD 5 Port P65 operation mode
|
|
P7MOD 0x00800747 P7 Operation Mode Register
|
|
P7MOD.P77MOD 15 Port P77 operation mode
|
|
P7MOD.P76MOD 14 Port P76 operation mode
|
|
P7MOD.P75MOD 13 Port P75 operation mode
|
|
P7MOD.P74MOD 12 Port P74 operation mode
|
|
P7MOD.P73MOD 11 Port P73 operation mode
|
|
P7MOD.P72MOD 10 Port P72 operation mode
|
|
P7MOD.P71MOD 9 Port P71 operation mode
|
|
P7MOD.P70MOD 8 Port P70 operation mode
|
|
P8MOD 0x00800748 P8 Operation Mode Register
|
|
P8MOD.P87MOD 7 Port P87 operation mode
|
|
P8MOD.P86MOD 6 Port P86 operation mode
|
|
P8MOD.P85MOD 5 Port P85 operation mode
|
|
P8MOD.P84MOD 4 Port P84 operation mode
|
|
P8MOD.P83MOD 3 Port P83 operation mode
|
|
P8MOD.P82MOD 2 Port P82 operation mode
|
|
P9MOD 0x00800749 P9 Operation Mode Register
|
|
P9MOD.P97MOD 15 Port P97 operation mode
|
|
P9MOD.P96MOD 14 Port P96 operation mode
|
|
P9MOD.P95MOD 13 Port P95 operation mode
|
|
P9MOD.P94MOD 12 Port P94 operation mode
|
|
P9MOD.P93MOD 11 Port P93 operation mode
|
|
P10MOD 0x0080074A P10 Operation Mode Register
|
|
P10MOD.P107MOD 7 Port P107 operation mode
|
|
P10MOD.P106MOD 6 Port P106 operation mode
|
|
P10MOD.P105MOD 5 Port P105 operation mode
|
|
P10MOD.P104MOD 4 Port P104 operation mode
|
|
P10MOD.P103MOD 3 Port P103 operation mode
|
|
P10MOD.P102MOD 2 Port P102 operation mode
|
|
P10MOD.P101MOD 1 Port P101 operation mode
|
|
P10MOD.P100MOD 0 Port P100 operation mode
|
|
P11MOD 0x0080074B P11 Operation Mode Register
|
|
P11MOD.P117MOD 15 Port P117 operation mode
|
|
P11MOD.P116MOD 14 Port P116 operation mode
|
|
P11MOD.P115MOD 13 Port P115 operation mode
|
|
P11MOD.P114MOD 12 Port P114 operation mode
|
|
P11MOD.P113MOD 11 Port P113 operation mode
|
|
P11MOD.P112MOD 10 Port P112 operation mode
|
|
P11MOD.P111MOD 9 Port P111 operation mode
|
|
P11MOD.P110MOD 8 Port P110 operation mode
|
|
P12MOD 0x0080074C P12 Operation Mode Register
|
|
P12MOD.P127MOD 7 Port P127 operation mode
|
|
P12MOD.P126MOD 6 Port P126 operation mode
|
|
P12MOD.P125MOD 5 Port P125 operation mode
|
|
P12MOD.P124MOD 4 Port P124 operation mode
|
|
P13MOD 0x0080074D P13 Operation Mode Register
|
|
P13MOD.P137MOD 15 Port P137 operation mode
|
|
P13MOD.P136MOD 14 Port P136 operation mode
|
|
P13MOD.P135MOD 13 Port P135 operation mode
|
|
P13MOD.P134MOD 12 Port P134 operation mode
|
|
P13MOD.P133MOD 11 Port P133 operation mode
|
|
P13MOD.P132MOD 10 Port P132 operation mode
|
|
P13MOD.P131MOD 9 Port P131 operation mode
|
|
P13MOD.P130MOD 8 Port P130 operation mode
|
|
P14MOD 0x0080074E P14 Operation Mode Register
|
|
P14MOD.P147MOD 7 Port P147 operation mode
|
|
P14MOD.P146MOD 6 Port P146 operation mode
|
|
P14MOD.P145MOD 5 Port P145 operation mode
|
|
P14MOD.P144MOD 4 Port P144 operation mode
|
|
P14MOD.P143MOD 3 Port P143 operation mode
|
|
P14MOD.P142MOD 2 Port P142 operation mode
|
|
P14MOD.P141MOD 1 Port P141 operation mode
|
|
P14MOD.P140MOD 0 Port P140 operation mode
|
|
P15MOD 0x0080074F P15 Operation Mode Register
|
|
P15MOD.P157MOD 15 Port P157 operation mode
|
|
P15MOD.P156MOD 14 Port P156 operation mode
|
|
P15MOD.P155MOD 13 Port P155 operation mode
|
|
P15MOD.P154MOD 12 Port P154 operation mode
|
|
P15MOD.P153MOD 11 Port P153 operation mode
|
|
P15MOD.P152MOD 10 Port P152 operation mode
|
|
P15MOD.P151MOD 9 Port P151 operation mode
|
|
P15MOD.P150MOD 8 Port P150 operation mode
|
|
P16MOD 0x00800750 P16 Operation Mode Register
|
|
P16MOD.P167MOD 7 Port P167 operation mode
|
|
P16MOD.P166MOD 6 Port P166 operation mode
|
|
P16MOD.P165MOD 5 Port P165 operation mode
|
|
P16MOD.P164MOD 4 Port P164 operation mode
|
|
P16MOD.P163MOD 3 Port P163 operation mode
|
|
P16MOD.P162MOD 2 Port P162 operation mode
|
|
P16MOD.P161MOD 1 Port P161 operation mode
|
|
P16MOD.P160MOD 0 Port P160 operation mode
|
|
P17MOD 0x00800751 P17 Operation Mode Register
|
|
P17MOD.P177MOD 15 Port P177 operation mode
|
|
P17MOD.P176MOD 14 Port P176 operation mode
|
|
P17MOD.P175MOD 13 Port P175 operation mode
|
|
P17MOD.P174MOD 12 Port P174 operation mode
|
|
P18MOD 0x00800752 P18 Operation Mode Register
|
|
P18MOD.P187MOD 7 Port P187 operation mode
|
|
P18MOD.P186MOD 6 Port P186 operation mode
|
|
P18MOD.P185MOD 5 Port P185 operation mode
|
|
P18MOD.P184MOD 4 Port P184 operation mode
|
|
P18MOD.P183MOD 3 Port P183 operation mode
|
|
P18MOD.P182MOD 2 Port P182 operation mode
|
|
P18MOD.P181MOD 1 Port P181 operation mode
|
|
P18MOD.P180MOD 0 Port P180 operation mode
|
|
P19MOD 0x00800753 P19 Operation Mode Register
|
|
P19MOD.P197MOD 15 Port P197 operation mode
|
|
P19MOD.P196MOD 14 Port P196 operation mode
|
|
P19MOD.P195MOD 13 Port P195 operation mode
|
|
P19MOD.P194MOD 12 Port P194 operation mode
|
|
P19MOD.P193MOD 11 Port P193 operation mode
|
|
P19MOD.P192MOD 10 Port P192 operation mode
|
|
P19MOD.P191MOD 9 Port P191 operation mode
|
|
P19MOD.P190MOD 8 Port P190 operation mode
|
|
P20MOD 0x00800754 P20 Operation Mode Register
|
|
P20MOD.P203MOD 3 Port P203 operation mode
|
|
P20MOD.P202MOD 2 Port P202 operation mode
|
|
P20MOD.P201MOD 1 Port P201 operation mode
|
|
P20MOD.P200MOD 0 Port P200 operation mode
|
|
P21MOD 0x00800755 P21 Operation Mode Register
|
|
P21MOD.P217MOD 15 Port P217 operation mode
|
|
P21MOD.P216MOD 14 Port P216 operation mode
|
|
P21MOD.P215MOD 13 Port P215 operation mode
|
|
P21MOD.P214MOD 12 Port P214 operation mode
|
|
P21MOD.P213MOD 11 Port P213 operation mode
|
|
P21MOD.P212MOD 10 Port P212 operation mode
|
|
P21MOD.P211MOD 9 Port P211 operation mode
|
|
P21MOD.P210MOD 8 Port P210 operation mode
|
|
P22MOD 0x00800756 P22 Operation Mode Register
|
|
P22MOD.P225MOD 5 Port P225 operation mode
|
|
P22MOD.P224MOD 4 Port P224 operation mode
|
|
P22MOD.P220MOD 0 Port P220 operation mode
|
|
RESERVED00800757 0x00800757 RESERVED
|
|
RESERVED00800758 0x00800758 RESERVED
|
|
RESERVED00800759 0x00800759 RESERVED
|
|
RESERVED0080075A 0x0080075A RESERVED
|
|
RESERVED0080075B 0x0080075B RESERVED
|
|
RESERVED0080075C 0x0080075C RESERVED
|
|
RESERVED0080075D 0x0080075D RESERVED
|
|
RESERVED0080075E 0x0080075E RESERVED
|
|
RESERVED0080075F 0x0080075F RESERVED
|
|
RESERVED00800760 0x00800760 RESERVED
|
|
RESERVED00800761 0x00800761 RESERVED
|
|
RESERVED00800762 0x00800762 RESERVED
|
|
RESERVED00800763 0x00800763 RESERVED
|
|
RESERVED00800764 0x00800764 RESERVED
|
|
RESERVED00800765 0x00800765 RESERVED
|
|
RESERVED00800766 0x00800766 RESERVED
|
|
RESERVED00800767 0x00800767 RESERVED
|
|
RESERVED00800768 0x00800768 RESERVED
|
|
RESERVED00800769 0x00800769 RESERVED
|
|
RESERVED0080076A 0x0080076A RESERVED
|
|
RESERVED0080076B 0x0080076B RESERVED
|
|
RESERVED0080076C 0x0080076C RESERVED
|
|
RESERVED0080076D 0x0080076D RESERVED
|
|
RESERVED0080076E 0x0080076E RESERVED
|
|
RESERVED0080076F 0x0080076F RESERVED
|
|
RESERVED00800770 0x00800770 RESERVED
|
|
RESERVED00800771 0x00800771 RESERVED
|
|
RESERVED00800772 0x00800772 RESERVED
|
|
RESERVED00800773 0x00800773 RESERVED
|
|
RESERVED00800774 0x00800774 RESERVED
|
|
RESERVED00800775 0x00800775 RESERVED
|
|
RESERVED00800776 0x00800776 RESERVED
|
|
RESERVED00800777 0x00800777 RESERVED
|
|
RESERVED00800778 0x00800778 RESERVED
|
|
RESERVED00800779 0x00800779 RESERVED
|
|
RESERVED0080077A 0x0080077A RESERVED
|
|
RESERVED0080077B 0x0080077B RESERVED
|
|
RESERVED0080077C 0x0080077C RESERVED
|
|
RESERVED0080077D 0x0080077D RESERVED
|
|
RESERVED0080077E 0x0080077E RESERVED
|
|
BUSMODC 0x0080077F Bus Mode Control Register
|
|
BUSMODC.BUSMOD 15 Bus mode control
|
|
RESERVED00800780 0x00800780 RESERVED
|
|
RESERVED00800781 0x00800781 RESERVED
|
|
RESERVED00800782 0x00800782 RESERVED
|
|
RESERVED00800783 0x00800783 RESERVED
|
|
RESERVED00800784 0x00800784 RESERVED
|
|
RESERVED00800785 0x00800785 RESERVED
|
|
RESERVED00800786 0x00800786 RESERVED
|
|
RESERVED00800787 0x00800787 RESERVED
|
|
RESERVED00800788 0x00800788 RESERVED
|
|
RESERVED00800789 0x00800789 RESERVED
|
|
RESERVED0080078A 0x0080078A RESERVED
|
|
RESERVED0080078B 0x0080078B RESERVED
|
|
TID0CT 0x0080078C TID0 Counter
|
|
TID0CT.TID0CT_15 15
|
|
TID0CT.TID0CT_14 14
|
|
TID0CT.TID0CT_13 13
|
|
TID0CT.TID0CT_12 12
|
|
TID0CT.TID0CT_11 11
|
|
TID0CT.TID0CT_10 10
|
|
TID0CT.TID0CT_9 9
|
|
TID0CT.TID0CT_8 8
|
|
TID0CT.TID0CT_7 7
|
|
TID0CT.TID0CT_6 6
|
|
TID0CT.TID0CT_5 5
|
|
TID0CT.TID0CT_4 4
|
|
TID0CT.TID0CT_3 3
|
|
TID0CT.TID0CT_2 2
|
|
TID0CT.TID0CT_1 1
|
|
TID0CT.TID0CT_0 0
|
|
TID0RL 0x0080078E TID0 Reload Register
|
|
TID0RL.TID0RL_15 15
|
|
TID0RL.TID0RL_14 14
|
|
TID0RL.TID0RL_13 13
|
|
TID0RL.TID0RL_12 12
|
|
TID0RL.TID0RL_11 11
|
|
TID0RL.TID0RL_10 10
|
|
TID0RL.TID0RL_9 9
|
|
TID0RL.TID0RL_8 8
|
|
TID0RL.TID0RL_7 7
|
|
TID0RL.TID0RL_6 6
|
|
TID0RL.TID0RL_5 5
|
|
TID0RL.TID0RL_4 4
|
|
TID0RL.TID0RL_3 3
|
|
TID0RL.TID0RL_2 2
|
|
TID0RL.TID0RL_1 1
|
|
TID0RL.TID0RL_0 0
|
|
TOD00CT 0x00800790 TOD0_0 Counter
|
|
TOD00CT.TOD00CT_15 15
|
|
TOD00CT.TOD00CT_14 14
|
|
TOD00CT.TOD00CT_13 13
|
|
TOD00CT.TOD00CT_12 12
|
|
TOD00CT.TOD00CT_11 11
|
|
TOD00CT.TOD00CT_10 10
|
|
TOD00CT.TOD00CT_9 9
|
|
TOD00CT.TOD00CT_8 8
|
|
TOD00CT.TOD00CT_7 7
|
|
TOD00CT.TOD00CT_6 6
|
|
TOD00CT.TOD00CT_5 5
|
|
TOD00CT.TOD00CT_4 4
|
|
TOD00CT.TOD00CT_3 3
|
|
TOD00CT.TOD00CT_2 2
|
|
TOD00CT.TOD00CT_1 1
|
|
TOD00CT.TOD00CT_0 0
|
|
RESERVED00800792 0x00800792 RESERVED
|
|
RESERVED00800793 0x00800793 RESERVED
|
|
TOD00RL1 0x00800794 TOD0_0 Reload 1 Register
|
|
TOD00RL1.TOD00RL1_15 15
|
|
TOD00RL1.TOD00RL1_14 14
|
|
TOD00RL1.TOD00RL1_13 13
|
|
TOD00RL1.TOD00RL1_12 12
|
|
TOD00RL1.TOD00RL1_11 11
|
|
TOD00RL1.TOD00RL1_10 10
|
|
TOD00RL1.TOD00RL1_9 9
|
|
TOD00RL1.TOD00RL1_8 8
|
|
TOD00RL1.TOD00RL1_7 7
|
|
TOD00RL1.TOD00RL1_6 6
|
|
TOD00RL1.TOD00RL1_5 5
|
|
TOD00RL1.TOD00RL1_4 4
|
|
TOD00RL1.TOD00RL1_3 3
|
|
TOD00RL1.TOD00RL1_2 2
|
|
TOD00RL1.TOD00RL1_1 1
|
|
TOD00RL1.TOD00RL1_0 0
|
|
TOD00RL0 0x00800796 TOD0_0 Reload 0 Register
|
|
TOD00RL0.TOD00RL0_15 15
|
|
TOD00RL0.TOD00RL0_14 14
|
|
TOD00RL0.TOD00RL0_13 13
|
|
TOD00RL0.TOD00RL0_12 12
|
|
TOD00RL0.TOD00RL0_11 11
|
|
TOD00RL0.TOD00RL0_10 10
|
|
TOD00RL0.TOD00RL0_9 9
|
|
TOD00RL0.TOD00RL0_8 8
|
|
TOD00RL0.TOD00RL0_7 7
|
|
TOD00RL0.TOD00RL0_6 6
|
|
TOD00RL0.TOD00RL0_5 5
|
|
TOD00RL0.TOD00RL0_4 4
|
|
TOD00RL0.TOD00RL0_3 3
|
|
TOD00RL0.TOD00RL0_2 2
|
|
TOD00RL0.TOD00RL0_1 1
|
|
TOD00RL0.TOD00RL0_0 0
|
|
TOD01CT 0x00800798 TOD0_1 Counter
|
|
TOD01CT.TOD01CT_15 15
|
|
TOD01CT.TOD01CT_14 14
|
|
TOD01CT.TOD01CT_13 13
|
|
TOD01CT.TOD01CT_12 12
|
|
TOD01CT.TOD01CT_11 11
|
|
TOD01CT.TOD01CT_10 10
|
|
TOD01CT.TOD01CT_9 9
|
|
TOD01CT.TOD01CT_8 8
|
|
TOD01CT.TOD01CT_7 7
|
|
TOD01CT.TOD01CT_6 6
|
|
TOD01CT.TOD01CT_5 5
|
|
TOD01CT.TOD01CT_4 4
|
|
TOD01CT.TOD01CT_3 3
|
|
TOD01CT.TOD01CT_2 2
|
|
TOD01CT.TOD01CT_1 1
|
|
TOD01CT.TOD01CT_0 0
|
|
RESERVED0080079A 0x0080079A RESERVED
|
|
RESERVED0080079B 0x0080079B RESERVED
|
|
TOD01RL1 0x0080079C TOD0_1 Reload 1 Register
|
|
TOD01RL1.TOD01RL1_15 15
|
|
TOD01RL1.TOD01RL1_14 14
|
|
TOD01RL1.TOD01RL1_13 13
|
|
TOD01RL1.TOD01RL1_12 12
|
|
TOD01RL1.TOD01RL1_11 11
|
|
TOD01RL1.TOD01RL1_10 10
|
|
TOD01RL1.TOD01RL1_9 9
|
|
TOD01RL1.TOD01RL1_8 8
|
|
TOD01RL1.TOD01RL1_7 7
|
|
TOD01RL1.TOD01RL1_6 6
|
|
TOD01RL1.TOD01RL1_5 5
|
|
TOD01RL1.TOD01RL1_4 4
|
|
TOD01RL1.TOD01RL1_3 3
|
|
TOD01RL1.TOD01RL1_2 2
|
|
TOD01RL1.TOD01RL1_1 1
|
|
TOD01RL1.TOD01RL1_0 0
|
|
TOD01RL0 0x0080079E TOD0_1 Reload 0 Register
|
|
TOD01RL0.TOD01RL0_15 15
|
|
TOD01RL0.TOD01RL0_14 14
|
|
TOD01RL0.TOD01RL0_13 13
|
|
TOD01RL0.TOD01RL0_12 12
|
|
TOD01RL0.TOD01RL0_11 11
|
|
TOD01RL0.TOD01RL0_10 10
|
|
TOD01RL0.TOD01RL0_9 9
|
|
TOD01RL0.TOD01RL0_8 8
|
|
TOD01RL0.TOD01RL0_7 7
|
|
TOD01RL0.TOD01RL0_6 6
|
|
TOD01RL0.TOD01RL0_5 5
|
|
TOD01RL0.TOD01RL0_4 4
|
|
TOD01RL0.TOD01RL0_3 3
|
|
TOD01RL0.TOD01RL0_2 2
|
|
TOD01RL0.TOD01RL0_1 1
|
|
TOD01RL0.TOD01RL0_0 0
|
|
TOD02CT 0x008007A0 TOD0_2 Counter
|
|
TOD02CT.TOD02CT_15 15
|
|
TOD02CT.TOD02CT_14 14
|
|
TOD02CT.TOD02CT_13 13
|
|
TOD02CT.TOD02CT_12 12
|
|
TOD02CT.TOD02CT_11 11
|
|
TOD02CT.TOD02CT_10 10
|
|
TOD02CT.TOD02CT_9 9
|
|
TOD02CT.TOD02CT_8 8
|
|
TOD02CT.TOD02CT_7 7
|
|
TOD02CT.TOD02CT_6 6
|
|
TOD02CT.TOD02CT_5 5
|
|
TOD02CT.TOD02CT_4 4
|
|
TOD02CT.TOD02CT_3 3
|
|
TOD02CT.TOD02CT_2 2
|
|
TOD02CT.TOD02CT_1 1
|
|
TOD02CT.TOD02CT_0 0
|
|
RESERVED008007A2 0x008007A2 RESERVED
|
|
RESERVED008007A3 0x008007A3 RESERVED
|
|
TOD02RL1 0x008007A4 TOD0_2 Reload 1 Register
|
|
TOD02RL1.TOD02RL1_15 15
|
|
TOD02RL1.TOD02RL1_14 14
|
|
TOD02RL1.TOD02RL1_13 13
|
|
TOD02RL1.TOD02RL1_12 12
|
|
TOD02RL1.TOD02RL1_11 11
|
|
TOD02RL1.TOD02RL1_10 10
|
|
TOD02RL1.TOD02RL1_9 9
|
|
TOD02RL1.TOD02RL1_8 8
|
|
TOD02RL1.TOD02RL1_7 7
|
|
TOD02RL1.TOD02RL1_6 6
|
|
TOD02RL1.TOD02RL1_5 5
|
|
TOD02RL1.TOD02RL1_4 4
|
|
TOD02RL1.TOD02RL1_3 3
|
|
TOD02RL1.TOD02RL1_2 2
|
|
TOD02RL1.TOD02RL1_1 1
|
|
TOD02RL1.TOD02RL1_0 0
|
|
TOD02RL0 0x008007A6 TOD0_2 Reload 0 Register
|
|
TOD02RL0.TOD02RL0_15 15
|
|
TOD02RL0.TOD02RL0_14 14
|
|
TOD02RL0.TOD02RL0_13 13
|
|
TOD02RL0.TOD02RL0_12 12
|
|
TOD02RL0.TOD02RL0_11 11
|
|
TOD02RL0.TOD02RL0_10 10
|
|
TOD02RL0.TOD02RL0_9 9
|
|
TOD02RL0.TOD02RL0_8 8
|
|
TOD02RL0.TOD02RL0_7 7
|
|
TOD02RL0.TOD02RL0_6 6
|
|
TOD02RL0.TOD02RL0_5 5
|
|
TOD02RL0.TOD02RL0_4 4
|
|
TOD02RL0.TOD02RL0_3 3
|
|
TOD02RL0.TOD02RL0_2 2
|
|
TOD02RL0.TOD02RL0_1 1
|
|
TOD02RL0.TOD02RL0_0 0
|
|
TOD03CT 0x008007A8 TOD0_3 Counter
|
|
TOD03CT.TOD03CT_15 15
|
|
TOD03CT.TOD03CT_14 14
|
|
TOD03CT.TOD03CT_13 13
|
|
TOD03CT.TOD03CT_12 12
|
|
TOD03CT.TOD03CT_11 11
|
|
TOD03CT.TOD03CT_10 10
|
|
TOD03CT.TOD03CT_9 9
|
|
TOD03CT.TOD03CT_8 8
|
|
TOD03CT.TOD03CT_7 7
|
|
TOD03CT.TOD03CT_6 6
|
|
TOD03CT.TOD03CT_5 5
|
|
TOD03CT.TOD03CT_4 4
|
|
TOD03CT.TOD03CT_3 3
|
|
TOD03CT.TOD03CT_2 2
|
|
TOD03CT.TOD03CT_1 1
|
|
TOD03CT.TOD03CT_0 0
|
|
RESERVED008007AA 0x008007AA RESERVED
|
|
RESERVED008007AB 0x008007AB RESERVED
|
|
TOD03RL1 0x008007AC TOD0_3 Reload 1 Register
|
|
TOD03RL1.TOD03RL1_15 15
|
|
TOD03RL1.TOD03RL1_14 14
|
|
TOD03RL1.TOD03RL1_13 13
|
|
TOD03RL1.TOD03RL1_12 12
|
|
TOD03RL1.TOD03RL1_11 11
|
|
TOD03RL1.TOD03RL1_10 10
|
|
TOD03RL1.TOD03RL1_9 9
|
|
TOD03RL1.TOD03RL1_8 8
|
|
TOD03RL1.TOD03RL1_7 7
|
|
TOD03RL1.TOD03RL1_6 6
|
|
TOD03RL1.TOD03RL1_5 5
|
|
TOD03RL1.TOD03RL1_4 4
|
|
TOD03RL1.TOD03RL1_3 3
|
|
TOD03RL1.TOD03RL1_2 2
|
|
TOD03RL1.TOD03RL1_1 1
|
|
TOD03RL1.TOD03RL1_0 0
|
|
TOD03RL0 0x008007AE TOD0_3 Reload 0 Register
|
|
TOD03RL0.TOD03RL0_15 15
|
|
TOD03RL0.TOD03RL0_14 14
|
|
TOD03RL0.TOD03RL0_13 13
|
|
TOD03RL0.TOD03RL0_12 12
|
|
TOD03RL0.TOD03RL0_11 11
|
|
TOD03RL0.TOD03RL0_10 10
|
|
TOD03RL0.TOD03RL0_9 9
|
|
TOD03RL0.TOD03RL0_8 8
|
|
TOD03RL0.TOD03RL0_7 7
|
|
TOD03RL0.TOD03RL0_6 6
|
|
TOD03RL0.TOD03RL0_5 5
|
|
TOD03RL0.TOD03RL0_4 4
|
|
TOD03RL0.TOD03RL0_3 3
|
|
TOD03RL0.TOD03RL0_2 2
|
|
TOD03RL0.TOD03RL0_1 1
|
|
TOD03RL0.TOD03RL0_0 0
|
|
TOD04CT 0x008007B0 TOD0_4 Counter
|
|
TOD04CT.TOD04CT_15 15
|
|
TOD04CT.TOD04CT_14 14
|
|
TOD04CT.TOD04CT_13 13
|
|
TOD04CT.TOD04CT_12 12
|
|
TOD04CT.TOD04CT_11 11
|
|
TOD04CT.TOD04CT_10 10
|
|
TOD04CT.TOD04CT_9 9
|
|
TOD04CT.TOD04CT_8 8
|
|
TOD04CT.TOD04CT_7 7
|
|
TOD04CT.TOD04CT_6 6
|
|
TOD04CT.TOD04CT_5 5
|
|
TOD04CT.TOD04CT_4 4
|
|
TOD04CT.TOD04CT_3 3
|
|
TOD04CT.TOD04CT_2 2
|
|
TOD04CT.TOD04CT_1 1
|
|
TOD04CT.TOD04CT_0 0
|
|
RESERVED008007B2 0x008007B2 RESERVED
|
|
RESERVED008007B3 0x008007B3 RESERVED
|
|
TOD04RL1 0x008007B4 TOD0_4 Reload 1 Register
|
|
TOD04RL1.TOD04RL1_15 15
|
|
TOD04RL1.TOD04RL1_14 14
|
|
TOD04RL1.TOD04RL1_13 13
|
|
TOD04RL1.TOD04RL1_12 12
|
|
TOD04RL1.TOD04RL1_11 11
|
|
TOD04RL1.TOD04RL1_10 10
|
|
TOD04RL1.TOD04RL1_9 9
|
|
TOD04RL1.TOD04RL1_8 8
|
|
TOD04RL1.TOD04RL1_7 7
|
|
TOD04RL1.TOD04RL1_6 6
|
|
TOD04RL1.TOD04RL1_5 5
|
|
TOD04RL1.TOD04RL1_4 4
|
|
TOD04RL1.TOD04RL1_3 3
|
|
TOD04RL1.TOD04RL1_2 2
|
|
TOD04RL1.TOD04RL1_1 1
|
|
TOD04RL1.TOD04RL1_0 0
|
|
TOD04RL0 0x008007B6 TOD0_4 Reload 0 Register
|
|
TOD04RL0.TOD04RL0_15 15
|
|
TOD04RL0.TOD04RL0_14 14
|
|
TOD04RL0.TOD04RL0_13 13
|
|
TOD04RL0.TOD04RL0_12 12
|
|
TOD04RL0.TOD04RL0_11 11
|
|
TOD04RL0.TOD04RL0_10 10
|
|
TOD04RL0.TOD04RL0_9 9
|
|
TOD04RL0.TOD04RL0_8 8
|
|
TOD04RL0.TOD04RL0_7 7
|
|
TOD04RL0.TOD04RL0_6 6
|
|
TOD04RL0.TOD04RL0_5 5
|
|
TOD04RL0.TOD04RL0_4 4
|
|
TOD04RL0.TOD04RL0_3 3
|
|
TOD04RL0.TOD04RL0_2 2
|
|
TOD04RL0.TOD04RL0_1 1
|
|
TOD04RL0.TOD04RL0_0 0
|
|
TOD05CT 0x008007B8 TOD0_5 Counter
|
|
TOD05CT.TOD05CT_15 15
|
|
TOD05CT.TOD05CT_14 14
|
|
TOD05CT.TOD05CT_13 13
|
|
TOD05CT.TOD05CT_12 12
|
|
TOD05CT.TOD05CT_11 11
|
|
TOD05CT.TOD05CT_10 10
|
|
TOD05CT.TOD05CT_9 9
|
|
TOD05CT.TOD05CT_8 8
|
|
TOD05CT.TOD05CT_7 7
|
|
TOD05CT.TOD05CT_6 6
|
|
TOD05CT.TOD05CT_5 5
|
|
TOD05CT.TOD05CT_4 4
|
|
TOD05CT.TOD05CT_3 3
|
|
TOD05CT.TOD05CT_2 2
|
|
TOD05CT.TOD05CT_1 1
|
|
TOD05CT.TOD05CT_0 0
|
|
RESERVED008007BA 0x008007BA RESERVED
|
|
RESERVED008007BB 0x008007BB RESERVED
|
|
TOD05RL1 0x008007BC TOD0_5 Reload 1 Register
|
|
TOD05RL1.TOD05RL1_15 15
|
|
TOD05RL1.TOD05RL1_14 14
|
|
TOD05RL1.TOD05RL1_13 13
|
|
TOD05RL1.TOD05RL1_12 12
|
|
TOD05RL1.TOD05RL1_11 11
|
|
TOD05RL1.TOD05RL1_10 10
|
|
TOD05RL1.TOD05RL1_9 9
|
|
TOD05RL1.TOD05RL1_8 8
|
|
TOD05RL1.TOD05RL1_7 7
|
|
TOD05RL1.TOD05RL1_6 6
|
|
TOD05RL1.TOD05RL1_5 5
|
|
TOD05RL1.TOD05RL1_4 4
|
|
TOD05RL1.TOD05RL1_3 3
|
|
TOD05RL1.TOD05RL1_2 2
|
|
TOD05RL1.TOD05RL1_1 1
|
|
TOD05RL1.TOD05RL1_0 0
|
|
TOD05RL0 0x008007BE TOD0_5 Reload 0 Register
|
|
TOD05RL0.TOD05RL0_15 15
|
|
TOD05RL0.TOD05RL0_14 14
|
|
TOD05RL0.TOD05RL0_13 13
|
|
TOD05RL0.TOD05RL0_12 12
|
|
TOD05RL0.TOD05RL0_11 11
|
|
TOD05RL0.TOD05RL0_10 10
|
|
TOD05RL0.TOD05RL0_9 9
|
|
TOD05RL0.TOD05RL0_8 8
|
|
TOD05RL0.TOD05RL0_7 7
|
|
TOD05RL0.TOD05RL0_6 6
|
|
TOD05RL0.TOD05RL0_5 5
|
|
TOD05RL0.TOD05RL0_4 4
|
|
TOD05RL0.TOD05RL0_3 3
|
|
TOD05RL0.TOD05RL0_2 2
|
|
TOD05RL0.TOD05RL0_1 1
|
|
TOD05RL0.TOD05RL0_0 0
|
|
TOD06CT 0x008007C0 TOD0_6 Counter
|
|
TOD06CT.TOD06CT_15 15
|
|
TOD06CT.TOD06CT_14 14
|
|
TOD06CT.TOD06CT_13 13
|
|
TOD06CT.TOD06CT_12 12
|
|
TOD06CT.TOD06CT_11 11
|
|
TOD06CT.TOD06CT_10 10
|
|
TOD06CT.TOD06CT_9 9
|
|
TOD06CT.TOD06CT_8 8
|
|
TOD06CT.TOD06CT_7 7
|
|
TOD06CT.TOD06CT_6 6
|
|
TOD06CT.TOD06CT_5 5
|
|
TOD06CT.TOD06CT_4 4
|
|
TOD06CT.TOD06CT_3 3
|
|
TOD06CT.TOD06CT_2 2
|
|
TOD06CT.TOD06CT_1 1
|
|
TOD06CT.TOD06CT_0 0
|
|
RESERVED008007C2 0x008007C2 RESERVED
|
|
RESERVED008007C3 0x008007C3 RESERVED
|
|
TOD06RL1 0x008007C4 TOD0_6 Reload 1 Register
|
|
TOD06RL1.TOD06RL1_15 15
|
|
TOD06RL1.TOD06RL1_14 14
|
|
TOD06RL1.TOD06RL1_13 13
|
|
TOD06RL1.TOD06RL1_12 12
|
|
TOD06RL1.TOD06RL1_11 11
|
|
TOD06RL1.TOD06RL1_10 10
|
|
TOD06RL1.TOD06RL1_9 9
|
|
TOD06RL1.TOD06RL1_8 8
|
|
TOD06RL1.TOD06RL1_7 7
|
|
TOD06RL1.TOD06RL1_6 6
|
|
TOD06RL1.TOD06RL1_5 5
|
|
TOD06RL1.TOD06RL1_4 4
|
|
TOD06RL1.TOD06RL1_3 3
|
|
TOD06RL1.TOD06RL1_2 2
|
|
TOD06RL1.TOD06RL1_1 1
|
|
TOD06RL1.TOD06RL1_0 0
|
|
TOD06RL0 0x008007C6 TOD0_6 Reload 0 Register
|
|
TOD06RL0.TOD06RL0_15 15
|
|
TOD06RL0.TOD06RL0_14 14
|
|
TOD06RL0.TOD06RL0_13 13
|
|
TOD06RL0.TOD06RL0_12 12
|
|
TOD06RL0.TOD06RL0_11 11
|
|
TOD06RL0.TOD06RL0_10 10
|
|
TOD06RL0.TOD06RL0_9 9
|
|
TOD06RL0.TOD06RL0_8 8
|
|
TOD06RL0.TOD06RL0_7 7
|
|
TOD06RL0.TOD06RL0_6 6
|
|
TOD06RL0.TOD06RL0_5 5
|
|
TOD06RL0.TOD06RL0_4 4
|
|
TOD06RL0.TOD06RL0_3 3
|
|
TOD06RL0.TOD06RL0_2 2
|
|
TOD06RL0.TOD06RL0_1 1
|
|
TOD06RL0.TOD06RL0_0 0
|
|
TOD07CT 0x008007C8 TOD0_7 Counter
|
|
TOD07CT.TOD07CT_15 15
|
|
TOD07CT.TOD07CT_14 14
|
|
TOD07CT.TOD07CT_13 13
|
|
TOD07CT.TOD07CT_12 12
|
|
TOD07CT.TOD07CT_11 11
|
|
TOD07CT.TOD07CT_10 10
|
|
TOD07CT.TOD07CT_9 9
|
|
TOD07CT.TOD07CT_8 8
|
|
TOD07CT.TOD07CT_7 7
|
|
TOD07CT.TOD07CT_6 6
|
|
TOD07CT.TOD07CT_5 5
|
|
TOD07CT.TOD07CT_4 4
|
|
TOD07CT.TOD07CT_3 3
|
|
TOD07CT.TOD07CT_2 2
|
|
TOD07CT.TOD07CT_1 1
|
|
TOD07CT.TOD07CT_0 0
|
|
RESERVED008007CA 0x008007CA RESERVED
|
|
RESERVED008007CB 0x008007CB RESERVED
|
|
TOD07RL1 0x008007CC TOD0_7 Reload 1 Register
|
|
TOD07RL1.TOD07RL1_15 15
|
|
TOD07RL1.TOD07RL1_14 14
|
|
TOD07RL1.TOD07RL1_13 13
|
|
TOD07RL1.TOD07RL1_12 12
|
|
TOD07RL1.TOD07RL1_11 11
|
|
TOD07RL1.TOD07RL1_10 10
|
|
TOD07RL1.TOD07RL1_9 9
|
|
TOD07RL1.TOD07RL1_8 8
|
|
TOD07RL1.TOD07RL1_7 7
|
|
TOD07RL1.TOD07RL1_6 6
|
|
TOD07RL1.TOD07RL1_5 5
|
|
TOD07RL1.TOD07RL1_4 4
|
|
TOD07RL1.TOD07RL1_3 3
|
|
TOD07RL1.TOD07RL1_2 2
|
|
TOD07RL1.TOD07RL1_1 1
|
|
TOD07RL1.TOD07RL1_0 0
|
|
TOD07RL0 0x008007CE TOD0_7 Reload 0 Register
|
|
TOD07RL0.TOD07RL0_15 15
|
|
TOD07RL0.TOD07RL0_14 14
|
|
TOD07RL0.TOD07RL0_13 13
|
|
TOD07RL0.TOD07RL0_12 12
|
|
TOD07RL0.TOD07RL0_11 11
|
|
TOD07RL0.TOD07RL0_10 10
|
|
TOD07RL0.TOD07RL0_9 9
|
|
TOD07RL0.TOD07RL0_8 8
|
|
TOD07RL0.TOD07RL0_7 7
|
|
TOD07RL0.TOD07RL0_6 6
|
|
TOD07RL0.TOD07RL0_5 5
|
|
TOD07RL0.TOD07RL0_4 4
|
|
TOD07RL0.TOD07RL0_3 3
|
|
TOD07RL0.TOD07RL0_2 2
|
|
TOD07RL0.TOD07RL0_1 1
|
|
TOD07RL0.TOD07RL0_0 0
|
|
PRS3 0x008007D0 Prescaler Register 3
|
|
PRS3.PRS3_7 7
|
|
PRS3.PRS3_6 6
|
|
PRS3.PRS3_5 5
|
|
PRS3.PRS3_4 4
|
|
PRS3.PRS3_3 3
|
|
PRS3.PRS3_2 2
|
|
PRS3.PRS3_1 1
|
|
PRS3.PRS3_0 0
|
|
TID0PRS3EN 0x008007D1 TID0 Control & Prescaler 3 Enable Register
|
|
TID0PRS3EN.PRS3EN 15 Prescaler 3 enable
|
|
TID0PRS3EN.TID0CEN 11 TID0 count enable
|
|
TID0PRS3EN.TID0M_10 10 TID0 operation mode selection
|
|
TID0PRS3EN.TID0M_9 9 TID0 operation mode selection
|
|
TOD0IMA 0x008007D2 TOD0 Interrupt Mask Register
|
|
TOD0IMA.TOD00IMA 7 TOD0_0 interrupt mask
|
|
TOD0IMA.TOD01IMA 6 TOD0_1 interrupt mask
|
|
TOD0IMA.TOD02IMA 5 TOD0_2 interrupt mask
|
|
TOD0IMA.TOD03IMA 4 TOD0_3 interrupt mask
|
|
TOD0IMA.TOD04IMA 3 TOD0_4 interrupt mask
|
|
TOD0IMA.TOD05IMA 2 TOD0_5 interrupt mask
|
|
TOD0IMA.TOD06IMA 1 TOD0_6 interrupt mask
|
|
TOD0IMA.TOD07IMA 0 TOD0_7 interrupt mask
|
|
TOD0IST 0x008007D3 TOD0 Interrupt Status Register
|
|
TOD0IST.TOD00IST 15 TOD0_0 interrupt status
|
|
TOD0IST.TOD01IST 14 TOD0_1 interrupt status
|
|
TOD0IST.TOD02IST 13 TOD0_2 interrupt status
|
|
TOD0IST.TOD03IST 12 TOD0_3 interrupt status
|
|
TOD0IST.TOD04IST 11 TOD0_4 interrupt status
|
|
TOD0IST.TOD05IST 10 TOD0_5 interrupt status
|
|
TOD0IST.TOD06IST 9 TOD0_6 interrupt status
|
|
TOD0IST.TOD07IST 8 TOD0_7 interrupt status
|
|
RESERVED008007D4 0x008007D4 RESERVED
|
|
FFP2 0x008007D5 F/F Protect Register 2
|
|
FFP2.FP28 15 F/F28 protect
|
|
FFP2.FP27 14 F/F27 protect
|
|
FFP2.FP26 13 F/F26 protect
|
|
FFP2.FP25 12 F/F25 protect
|
|
FFP2.FP24 11 F/F24 protect
|
|
FFP2.FP23 10 F/F23 protect
|
|
FFP2.FP22 9 F/F22 protect
|
|
FFP2.FP21 8 F/F21 protect
|
|
RESERVED008007D6 0x008007D6 RESERVED
|
|
FFD2 0x008007D7 F/F Data Register 2
|
|
FFD2.FD28 15 F/F28 output data
|
|
FFD2.FD27 14 F/F27 output data
|
|
FFD2.FD26 13 F/F26 output data
|
|
FFD2.FD25 12 F/F25 output data
|
|
FFD2.FD24 11 F/F24 output data
|
|
FFD2.FD23 10 F/F23 output data
|
|
FFD2.FD22 9 F/F22 output data
|
|
FFD2.FD21 8 F/F21 output data
|
|
RESERVED008007D8 0x008007D8 RESERVED
|
|
RESERVED008007D9 0x008007D9 RESERVED
|
|
TOD0CR 0x008007DA TOD0 Control Register
|
|
TOD0CR.TOD07M_15 15 TOD0_7 operation mode selection
|
|
TOD0CR.TOD07M_14 14 TOD0_7 operation mode selection
|
|
TOD0CR.TOD06M_13 13 TOD0_6 operation mode selection
|
|
TOD0CR.TOD06M_12 12 TOD0_6 operation mode selection
|
|
TOD0CR.TOD05M_11 11 TOD0_5 operation mode selection
|
|
TOD0CR.TOD05M_10 10 TOD0_5 operation mode selection
|
|
TOD0CR.TOD04M_9 9 TOD0_4 operation mode selection
|
|
TOD0CR.TOD04M_8 8 TOD0_4 operation mode selection
|
|
TOD0CR.TOD03M_7 7 TOD0_3 operation mode selection
|
|
TOD0CR.TOD03M_6 6 TOD0_3 operation mode selection
|
|
TOD0CR.TOD02M_5 5 TOD0_2 operation mode selection
|
|
TOD0CR.TOD02M_4 4 TOD0_2 operation mode selection
|
|
TOD0CR.TOD01M_3 3 TOD0_1 operation mode selection
|
|
TOD0CR.TOD01M_2 2 TOD0_1 operation mode selection
|
|
TOD0CR.TOD00M_1 1 TOD0_0 operation mode selection
|
|
TOD0CR.TOD00M_0 0 TOD0_0 operation mode selection
|
|
RESERVED008007DC 0x008007DC RESERVED
|
|
TOD0PRO 0x008007DD TOD0 Enable Protect Register
|
|
TOD0PRO.TOD07PRO 15 TOD0_7 enable protect
|
|
TOD0PRO.TOD06PRO 14 TOD0_6 enable protect
|
|
TOD0PRO.TOD05PRO 13 TOD0_5 enable protect
|
|
TOD0PRO.TOD04PRO 12 TOD0_4 enable protect
|
|
TOD0PRO.TOD03PRO 11 TOD0_3 enable protect
|
|
TOD0PRO.TOD02PRO 10 TOD0_2 enable protect
|
|
TOD0PRO.TOD01PRO 9 TOD0_1 enable protect
|
|
TOD0PRO.TOD00PRO 8 TOD0_0 enable protect
|
|
RESERVED00807DE 0x008007DE RESERVED
|
|
TOD0CEN 0x008007DF TOD0 Count Enable Register
|
|
TOD0CEN.TOD07CEN 15 TOD0_7 count enable
|
|
TOD0CEN.TOD06CEN 14 TOD0_6 count enable
|
|
TOD0CEN.TOD05CEN 13 TOD0_5 count enable
|
|
TOD0CEN.TOD04CEN 12 TOD0_4 count enable
|
|
TOD0CEN.TOD03CEN 11 TOD0_3 count enable
|
|
TOD0CEN.TOD02CEN 10 TOD0_2 count enable
|
|
TOD0CEN.TOD01CEN 9 TOD0_1 count enable
|
|
TOD0CEN.TOD00CEN 8 TOD0_0 count enable
|
|
FMOD 0x008007E0 Flash Mode Register
|
|
FMOD.FPMOD 7 External FP pin status
|
|
FSTAT1 0x008007E1 Flash Status Register 1
|
|
FSTAT1.FSTAT 15 Ready/Busy status
|
|
FCNT1 0x008007E2 Flash Control Register 1
|
|
FCNT1.FEMMOD 7 Virtual flash emulation mode
|
|
FCNT1.FENTRY 3 Flash mode entry
|
|
FCNT2 0x008007E3 Flash Control Register 2
|
|
FCNT2.FPROT 15 Unlock
|
|
FCNT3 0x008007E4 Flash Control Register 3
|
|
FCNT3.FELEVEL 7 Raise erase margin
|
|
FCNT4 0x008007E5 Flash Control Register 4
|
|
FCNT4.FRESET 15 Reset flash
|
|
RESERVED008007E6 0x008007E6 RESERVED
|
|
RESERVED008007E7 0x008007E7 RESERVED
|
|
FELBANK0 0x008007E8 Pseudo-flash L Bank Register 0
|
|
FELBANK0.LBANKAD_14 14 L bank address bit 14
|
|
FELBANK0.LBANKAD_13 13 L bank address bit 13
|
|
FELBANK0.LBANKAD_12 12 L bank address bit 12
|
|
FELBANK0.LBANKAD_11 11 L bank address bit 11
|
|
FELBANK0.LBANKAD_10 10 L bank address bit 10
|
|
FELBANK0.LBANKAD_9 9 L bank address bit 9
|
|
FELBANK0.LBANKAD_8 8 L bank address bit 8
|
|
FELBANK0.MODENL 0 Virtual flash emulation enable
|
|
FELBANK1 0x008007EA Pseudo-flash L Bank Register 1
|
|
FELBANK1.LBANKAD_14 14 L bank address bit 14
|
|
FELBANK1.LBANKAD_13 13 L bank address bit 13
|
|
FELBANK1.LBANKAD_12 12 L bank address bit 12
|
|
FELBANK1.LBANKAD_11 11 L bank address bit 11
|
|
FELBANK1.LBANKAD_10 10 L bank address bit 10
|
|
FELBANK1.LBANKAD_9 9 L bank address bit 9
|
|
FELBANK1.LBANKAD_8 8 L bank address bit 8
|
|
FELBANK1.MODENL 0 Virtual flash emulation enable
|
|
FELBANK2 0x008007EC Pseudo-flash L Bank Register 2
|
|
FELBANK2.LBANKAD_14 14 L bank address bit 14
|
|
FELBANK2.LBANKAD_13 13 L bank address bit 13
|
|
FELBANK2.LBANKAD_12 12 L bank address bit 12
|
|
FELBANK2.LBANKAD_11 11 L bank address bit 11
|
|
FELBANK2.LBANKAD_10 10 L bank address bit 10
|
|
FELBANK2.LBANKAD_9 9 L bank address bit 9
|
|
FELBANK2.LBANKAD_8 8 L bank address bit 8
|
|
FELBANK2.MODENL 0 Virtual flash emulation enable
|
|
FELBANK3 0x008007EE Pseudo-flash L Bank Register 3
|
|
FELBANK3.LBANKAD_14 14 L bank address bit 14
|
|
FELBANK3.LBANKAD_13 13 L bank address bit 13
|
|
FELBANK3.LBANKAD_12 12 L bank address bit 12
|
|
FELBANK3.LBANKAD_11 11 L bank address bit 11
|
|
FELBANK3.LBANKAD_10 10 L bank address bit 10
|
|
FELBANK3.LBANKAD_9 9 L bank address bit 9
|
|
FELBANK3.LBANKAD_8 8 L bank address bit 8
|
|
FELBANK3.MODENL 0 Virtual flash emulation enable
|
|
FESBANK0 0x008007F0 Pseudo-flash S Bank Register 0
|
|
FESBANK0.SBANKAD_14 14 S bank address bit 14
|
|
FESBANK0.SBANKAD_13 13 S bank address bit 13
|
|
FESBANK0.SBANKAD_12 12 S bank address bit 12
|
|
FESBANK0.SBANKAD_11 11 S bank address bit 11
|
|
FESBANK0.SBANKAD_10 10 S bank address bit 10
|
|
FESBANK0.SBANKAD_9 9 S bank address bit 9
|
|
FESBANK0.SBANKAD_8 8 S bank address bit 8
|
|
FESBANK0.MODENS 0 Virtual flash emulation enable
|
|
FESBANK1 0x008007F2 Pseudo-flash S Bank Register 1
|
|
FESBANK1.SBANKAD_14 14 S bank address bit 14
|
|
FESBANK1.SBANKAD_13 13 S bank address bit 13
|
|
FESBANK1.SBANKAD_12 12 S bank address bit 12
|
|
FESBANK1.SBANKAD_11 11 S bank address bit 11
|
|
FESBANK1.SBANKAD_10 10 S bank address bit 10
|
|
FESBANK1.SBANKAD_9 9 S bank address bit 9
|
|
FESBANK1.SBANKAD_8 8 S bank address bit 8
|
|
FESBANK1.MODENS 0 Virtual flash emulation enable
|
|
SI45STAT 0x00800A00 SIO45 Interrupt Status Register
|
|
SI45STAT.IRQR5 3 SIO5 receive interrupt request status bit
|
|
SI45STAT.IRQT5 2 SIO5 transmit-finished interrupt request status bit
|
|
SI45STAT.IRQR4 1 SIO4 receive interrupt request status bit
|
|
SI45STAT.IRQT4 0 SIO4 transmit-finished interrupt request status bit
|
|
SI45MASK 0x00800A01 SIO45 Interrupt Mask Register
|
|
SI45MASK.R5MASK 11 SIO5 receive interrupt mask bit
|
|
SI45MASK.T5MASK 10 SIO5 transmit interrupt mask bit
|
|
SI45MASK.R4MASK 9 SIO4 receive interrupt mask bit
|
|
SI45MASK.T4MASK 8 SIO4 transmit interrupt mask bit
|
|
SI45SEL 0x00800A02 SIO45 Receive Interrupt Cause Select Register
|
|
SI45SEL.ISR5 5 SIO5 receive interrupt cause select bit
|
|
SI45SEL.ISR4 4 SIO4 receive interrupt cause select bit
|
|
RESERVED00800A03 0x00800A03 RESERVED
|
|
RESERVED00800A04 0x00800A04 RESERVED
|
|
RESERVED00800A05 0x00800A05 RESERVED
|
|
RESERVED00800A06 0x00800A06 RESERVED
|
|
RESERVED00800A07 0x00800A07 RESERVED
|
|
RESERVED00800A08 0x00800A08 RESERVED
|
|
RESERVED00800A09 0x00800A09 RESERVED
|
|
RESERVED00800A0A 0x00800A0A RESERVED
|
|
RESERVED00800A0B 0x00800A0B RESERVED
|
|
RESERVED00800A0C 0x00800A0C RESERVED
|
|
RESERVED00800A0D 0x00800A0D RESERVED
|
|
RESERVED00800A0E 0x00800A0E RESERVED
|
|
RESERVED00800A0F 0x00800A0F RESERVED
|
|
S4TCNT 0x00800A10 SIO4 Transmit Control Register
|
|
S4TCNT.TEN 7 Transmit enable bit
|
|
S4TCNT.TBE 6 Transmit buffer empty bit
|
|
S4TCNT.TSTAT 5 Transmit status bit
|
|
S4TCNT.CDIV_3 3 BRG count source select bit
|
|
S4TCNT.CDIV_2 2 BRG count source select bit
|
|
S4MOD 0x00800A11 SIO4 Transmit/Receive Mode Register
|
|
S4MOD.SEN 15 Sleep select bit, UART mode only
|
|
S4MOD.PEN 14 Parity enable bit, UART mode only
|
|
S4MOD.PSEL 13 Parity odd/even select bit, UART mode only
|
|
S4MOD.STB 12 Stop bit length select bit, UART mode only
|
|
S4MOD.CKS 11 Internal/external clock select bit
|
|
S4MOD.SMOD_10 10 Serial I/O mode select bit
|
|
S4MOD.SMOD_9 9 Serial I/O mode select bit
|
|
S4MOD.SMOD_8 8 Serial I/O mode select bit
|
|
S4TXB 0x00800A12 SIO4 Transmit Buffer Register
|
|
S4TXB.TDATA_15 15 Transmit data bit 15
|
|
S4TXB.TDATA_14 14 Transmit data bit 14
|
|
S4TXB.TDATA_13 13 Transmit data bit 13
|
|
S4TXB.TDATA_12 12 Transmit data bit 12
|
|
S4TXB.TDATA_11 11 Transmit data bit 11
|
|
S4TXB.TDATA_10 10 Transmit data bit 10
|
|
S4TXB.TDATA_9 9 Transmit data bit 9
|
|
S4TXB.TDATA_8 8 Transmit data bit 8
|
|
S4TXB.TDATA_7 7 Transmit data bit 7
|
|
S4RXB 0x00800A14 SIO4 Receive Buffer Register
|
|
S4RXB.RDATA_15 15 Receive data bit 15
|
|
S4RXB.RDATA_14 14 Receive data bit 14
|
|
S4RXB.RDATA_13 13 Receive data bit 13
|
|
S4RXB.RDATA_12 12 Receive data bit 12
|
|
S4RXB.RDATA_11 11 Receive data bit 11
|
|
S4RXB.RDATA_10 10 Receive data bit 10
|
|
S4RXB.RDATA_9 9 Receive data bit 9
|
|
S4RXB.RDATA_8 8 Receive data bit 8
|
|
S4RXB.RDATA_7 7 Receive data bit 7
|
|
S4RCNT 0x00800A16 SIO4 Receive Control Register
|
|
S4RCNT.ERS 7 Error sum bit
|
|
S4RCNT.FLM 6 Framing error bit, UART mode only
|
|
S4RCNT.PTY 5 Parity error bit, UART mode only
|
|
S4RCNT.OVR 4 Overrun error bit
|
|
S4RCNT.REN 3 Receive enable bit
|
|
S4RCNT.RFIN 2 Receive completed bit
|
|
S4RCNT.RSTAT 1 Receive status bit
|
|
S4BAUR 0x00800A17 SIO4 Baud Rate Register
|
|
S4BAUR.BRG_15 15 Baud rate divide value bit 15
|
|
S4BAUR.BRG_14 14 Baud rate divide value bit 14
|
|
S4BAUR.BRG_13 13 Baud rate divide value bit 13
|
|
S4BAUR.BRG_12 12 Baud rate divide value bit 12
|
|
S4BAUR.BRG_11 11 Baud rate divide value bit 11
|
|
S4BAUR.BRG_10 10 Baud rate divide value bit 10
|
|
S4BAUR.BRG_9 9 Baud rate divide value bit 9
|
|
S4BAUR.BRG_8 8 Baud rate divide value bit 8
|
|
RESERVED00800A18 0x00800A18 RESERVED
|
|
RESERVED00800A19 0x00800A19 RESERVED
|
|
RESERVED00800A1A 0x00800A1A RESERVED
|
|
RESERVED00800A1B 0x00800A1B RESERVED
|
|
RESERVED00800A1C 0x00800A1C RESERVED
|
|
RESERVED00800A1D 0x00800A1D RESERVED
|
|
RESERVED00800A1E 0x00800A1E RESERVED
|
|
RESERVED00800A1F 0x00800A1F RESERVED
|
|
S5TCNT 0x00800A20 SIO5 Transmit Control Register
|
|
S5TCNT.TEN 7 Transmit enable bit
|
|
S5TCNT.TBE 6 Transmit buffer empty bit
|
|
S5TCNT.TSTAT 5 Transmit status bit
|
|
S5TCNT.CDIV_3 3 BRG count source select bit
|
|
S5TCNT.CDIV_2 2 BRG count source select bit
|
|
S5MOD 0x00800A21 SIO5 Transmit/Receive Mode Register
|
|
S5MOD.SEN 15 Sleep select bit, UART mode only
|
|
S5MOD.PEN 14 Parity enable bit, UART mode only
|
|
S5MOD.PSEL 13 Parity odd/even select bit, UART mode only
|
|
S5MOD.STB 12 Stop bit length select bit, UART mode only
|
|
S5MOD.CKS 11 Internal/external clock select bit
|
|
S5MOD.SMOD_10 10 Serial I/O mode select bit
|
|
S5MOD.SMOD_9 9 Serial I/O mode select bit
|
|
S5MOD.SMOD_8 8 Serial I/O mode select bit
|
|
S5TXB 0x00800A22 SIO5 Transmit Buffer Register
|
|
S5TXB.TDATA_15 15 Transmit data bit 15
|
|
S5TXB.TDATA_14 14 Transmit data bit 14
|
|
S5TXB.TDATA_13 13 Transmit data bit 13
|
|
S5TXB.TDATA_12 12 Transmit data bit 12
|
|
S5TXB.TDATA_11 11 Transmit data bit 11
|
|
S5TXB.TDATA_10 10 Transmit data bit 10
|
|
S5TXB.TDATA_9 9 Transmit data bit 9
|
|
S5TXB.TDATA_8 8 Transmit data bit 8
|
|
S5TXB.TDATA_7 7 Transmit data bit 7
|
|
S5RXB 0x00800A24 SIO5 Receive Buffer Register
|
|
S5RXB.RDATA_15 15 Receive data bit 15
|
|
S5RXB.RDATA_14 14 Receive data bit 14
|
|
S5RXB.RDATA_13 13 Receive data bit 13
|
|
S5RXB.RDATA_12 12 Receive data bit 12
|
|
S5RXB.RDATA_11 11 Receive data bit 11
|
|
S5RXB.RDATA_10 10 Receive data bit 10
|
|
S5RXB.RDATA_9 9 Receive data bit 9
|
|
S5RXB.RDATA_8 8 Receive data bit 8
|
|
S5RXB.RDATA_7 7 Receive data bit 7
|
|
S5RCNT 0x00800A26 SIO5 Receive Control Register
|
|
S5RCNT.ERS 7 Error sum bit
|
|
S5RCNT.FLM 6 Framing error bit, UART mode only
|
|
S5RCNT.PTY 5 Parity error bit, UART mode only
|
|
S5RCNT.OVR 4 Overrun error bit
|
|
S5RCNT.REN 3 Receive enable bit
|
|
S5RCNT.RFIN 2 Receive completed bit
|
|
S5RCNT.RSTAT 1 Receive status bit
|
|
S5BAUR 0x00800A27 SIO5 Baud Rate Register
|
|
S5BAUR.BRG_15 15 Baud rate divide value bit 15
|
|
S5BAUR.BRG_14 14 Baud rate divide value bit 14
|
|
S5BAUR.BRG_13 13 Baud rate divide value bit 13
|
|
S5BAUR.BRG_12 12 Baud rate divide value bit 12
|
|
S5BAUR.BRG_11 11 Baud rate divide value bit 11
|
|
S5BAUR.BRG_10 10 Baud rate divide value bit 10
|
|
S5BAUR.BRG_9 9 Baud rate divide value bit 9
|
|
S5BAUR.BRG_8 8 Baud rate divide value bit 8
|
|
AD1SIM0 0x00800A80 A-D1 Single Mode Register 0
|
|
AD1SIM0.AD1SSTT 7 A-D1 conversion start
|
|
AD1SIM0.AD1SSTP 6 A-D1 conversion stop
|
|
AD1SIM0.AD1SCMP 5 A-D1 conversion/comparate completed
|
|
AD1SIM0.AD1SREQ 4 Interrupt request
|
|
AD1SIM0.AD1SSEL 3 A-D1 conversion start trigger selection
|
|
AD1SIM0.AD1STRG 2 A-D1 hardware trigger selection
|
|
AD1SIM1 0x00800A81 A-D1 Single Mode Register 1
|
|
AD1SIM1.AN1SEL_15 15 Analog input pin selection
|
|
AD1SIM1.AN1SEL_14 14 Analog input pin selection
|
|
AD1SIM1.AN1SEL_13 13 Analog input pin selection
|
|
AD1SIM1.AN1SEL_12 12 Analog input pin selection
|
|
AD1SIM1.AD1SSPD 9 A-D1 conversion rate selection
|
|
AD1SIM1.AD1SMSL 8 A-D1 conversion mode selection
|
|
RESERVED00800A82 0x00800A82 RESERVED
|
|
RESERVED00800A83 0x00800A83 RESERVED
|
|
AD1SCM0 0x00800A84 A-D1 Scan Mode Register 0
|
|
AD1SCM0.AD1CSTT 7 A-D1 conversion start
|
|
AD1SCM0.AD1CSTP 6 A-D1 conversion stop
|
|
AD1SCM0.AD1CCMP 5 A-D1 conversion completed
|
|
AD1SCM0.AD1CREQ 4 Interrupt request selection
|
|
AD1SCM0.AD1CSEL 3 A-D1 conversion start trigger selection
|
|
AD1SCM0.AD1CTRG 2 A-D1 hardware trigger selection
|
|
AD1SCM0.AD1CMSL 1 A-D1 scan mode selection
|
|
AD1SCM1 0x00800A85 A-D1 Scan Mode Register 1
|
|
AD1SCM1.AN1SCAN_15 15 A-D1 scan loop selection
|
|
AD1SCM1.AN1SCAN_14 14 A-D1 scan loop selection
|
|
AD1SCM1.AN1SCAN_13 13 A-D1 scan loop selection
|
|
AD1SCM1.AN1SCAN_12 12 A-D1 scan loop selection
|
|
AD1SCM1.AD1CSPD 9 A-D1 conversion rate selection
|
|
RESERVED00800A86 0x00800A86 RESERVED
|
|
RESERVED00800A87 0x00800A87 RESERVED
|
|
AD1SAR 0x00800A88 A-D1 Successive Approximation Register
|
|
AD1SAR.AD1SAR_15 15 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_14 14 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_13 13 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_12 12 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_11 11 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_10 10 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_9 9 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_8 8 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_7 7 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_6 6 A-D1 successive approximation value/comparison value
|
|
RESERVED00800A8A 0x00800A8A RESERVED
|
|
RESERVED00800A8B 0x00800A8B RESERVED
|
|
AD1CMP 0x00800A8C A-D1 Comparate Data Register
|
|
AD1CMP.AD1CMP15 15 A-D1 comparate result flag bit 15
|
|
AD1CMP.AD1CMP14 14 A-D1 comparate result flag bit 14
|
|
AD1CMP.AD1CMP13 13 A-D1 comparate result flag bit 13
|
|
AD1CMP.AD1CMP12 12 A-D1 comparate result flag bit 12
|
|
AD1CMP.AD1CMP11 11 A-D1 comparate result flag bit 11
|
|
AD1CMP.AD1CMP10 10 A-D1 comparate result flag bit 10
|
|
AD1CMP.AD1CMP9 9 A-D1 comparate result flag bit 9
|
|
AD1CMP.AD1CMP8 8 A-D1 comparate result flag bit 8
|
|
AD1CMP.AD1CMP7 7 A-D1 comparate result flag bit 7
|
|
AD1CMP.AD1CMP6 6 A-D1 comparate result flag bit 6
|
|
AD1CMP.AD1CMP5 5 A-D1 comparate result flag bit 5
|
|
AD1CMP.AD1CMP4 4 A-D1 comparate result flag bit 4
|
|
AD1CMP.AD1CMP3 3 A-D1 comparate result flag bit 3
|
|
AD1CMP.AD1CMP2 2 A-D1 comparate result flag bit 2
|
|
AD1CMP.AD1CMP1 1 A-D1 comparate result flag bit 1
|
|
AD1CMP.AD1CMP0 0 A-D1 comparate result flag bit 0
|
|
RESERVED00800A8E 0x00800A8E RESERVED
|
|
RESERVED00800A8F 0x00800A8F RESERVED
|
|
AD1DT0 0x00800A90 10-bit A-D1 Data Register 0
|
|
AD1DT0.AD1DT0_15 15 A-D1 data bit 15
|
|
AD1DT0.AD1DT0_14 14 A-D1 data bit 14
|
|
AD1DT0.AD1DT0_13 13 A-D1 data bit 13
|
|
AD1DT0.AD1DT0_12 12 A-D1 data bit 12
|
|
AD1DT0.AD1DT0_11 11 A-D1 data bit 11
|
|
AD1DT0.AD1DT0_10 10 A-D1 data bit 10
|
|
AD1DT0.AD1DT0_9 9 A-D1 data bit 9
|
|
AD1DT0.AD1DT0_8 8 A-D1 data bit 8
|
|
AD1DT0.AD1DT0_7 7 A-D1 data bit 7
|
|
AD1DT0.AD1DT0_6 6 A-D1 data bit 6
|
|
AD1DT1 0x00800A92 10-bit A-D1 Data Register 1
|
|
AD1DT1.AD1DT1_15 15 A-D1 data bit 15
|
|
AD1DT1.AD1DT1_14 14 A-D1 data bit 14
|
|
AD1DT1.AD1DT1_13 13 A-D1 data bit 13
|
|
AD1DT1.AD1DT1_12 12 A-D1 data bit 12
|
|
AD1DT1.AD1DT1_11 11 A-D1 data bit 11
|
|
AD1DT1.AD1DT1_10 10 A-D1 data bit 10
|
|
AD1DT1.AD1DT1_9 9 A-D1 data bit 9
|
|
AD1DT1.AD1DT1_8 8 A-D1 data bit 8
|
|
AD1DT1.AD1DT1_7 7 A-D1 data bit 7
|
|
AD1DT1.AD1DT1_6 6 A-D1 data bit 6
|
|
AD1DT2 0x00800A94 10-bit A-D1 Data Register 2
|
|
AD1DT2.AD1DT2_15 15 A-D1 data bit 15
|
|
AD1DT2.AD1DT2_14 14 A-D1 data bit 14
|
|
AD1DT2.AD1DT2_13 13 A-D1 data bit 13
|
|
AD1DT2.AD1DT2_12 12 A-D1 data bit 12
|
|
AD1DT2.AD1DT2_11 11 A-D1 data bit 11
|
|
AD1DT2.AD1DT2_10 10 A-D1 data bit 10
|
|
AD1DT2.AD1DT2_9 9 A-D1 data bit 9
|
|
AD1DT2.AD1DT2_8 8 A-D1 data bit 8
|
|
AD1DT2.AD1DT2_7 7 A-D1 data bit 7
|
|
AD1DT2.AD1DT2_6 6 A-D1 data bit 6
|
|
AD1DT3 0x00800A96 10-bit A-D1 Data Register 3
|
|
AD1DT3.AD1DT3_15 15 A-D1 data bit 15
|
|
AD1DT3.AD1DT3_14 14 A-D1 data bit 14
|
|
AD1DT3.AD1DT3_13 13 A-D1 data bit 13
|
|
AD1DT3.AD1DT3_12 12 A-D1 data bit 12
|
|
AD1DT3.AD1DT3_11 11 A-D1 data bit 11
|
|
AD1DT3.AD1DT3_10 10 A-D1 data bit 10
|
|
AD1DT3.AD1DT3_9 9 A-D1 data bit 9
|
|
AD1DT3.AD1DT3_8 8 A-D1 data bit 8
|
|
AD1DT3.AD1DT3_7 7 A-D1 data bit 7
|
|
AD1DT3.AD1DT3_6 6 A-D1 data bit 6
|
|
AD1DT4 0x00800A98 10-bit A-D1 Data Register 4
|
|
AD1DT4.AD1DT4_15 15 A-D1 data bit 15
|
|
AD1DT4.AD1DT4_14 14 A-D1 data bit 14
|
|
AD1DT4.AD1DT4_13 13 A-D1 data bit 13
|
|
AD1DT4.AD1DT4_12 12 A-D1 data bit 12
|
|
AD1DT4.AD1DT4_11 11 A-D1 data bit 11
|
|
AD1DT4.AD1DT4_10 10 A-D1 data bit 10
|
|
AD1DT4.AD1DT4_9 9 A-D1 data bit 9
|
|
AD1DT4.AD1DT4_8 8 A-D1 data bit 8
|
|
AD1DT4.AD1DT4_7 7 A-D1 data bit 7
|
|
AD1DT4.AD1DT4_6 6 A-D1 data bit 6
|
|
AD1DT5 0x00800A9A 10-bit A-D1 Data Register 5
|
|
AD1DT5.AD1DT5_15 15 A-D1 data bit 15
|
|
AD1DT5.AD1DT5_14 14 A-D1 data bit 14
|
|
AD1DT5.AD1DT5_13 13 A-D1 data bit 13
|
|
AD1DT5.AD1DT5_12 12 A-D1 data bit 12
|
|
AD1DT5.AD1DT5_11 11 A-D1 data bit 11
|
|
AD1DT5.AD1DT5_10 10 A-D1 data bit 10
|
|
AD1DT5.AD1DT5_9 9 A-D1 data bit 9
|
|
AD1DT5.AD1DT5_8 8 A-D1 data bit 8
|
|
AD1DT5.AD1DT5_7 7 A-D1 data bit 7
|
|
AD1DT5.AD1DT5_6 6 A-D1 data bit 6
|
|
AD1DT6 0x00800A9C 10-bit A-D1 Data Register 6
|
|
AD1DT6.AD1DT6_15 15 A-D1 data bit 15
|
|
AD1DT6.AD1DT6_14 14 A-D1 data bit 14
|
|
AD1DT6.AD1DT6_13 13 A-D1 data bit 13
|
|
AD1DT6.AD1DT6_12 12 A-D1 data bit 12
|
|
AD1DT6.AD1DT6_11 11 A-D1 data bit 11
|
|
AD1DT6.AD1DT6_10 10 A-D1 data bit 10
|
|
AD1DT6.AD1DT6_9 9 A-D1 data bit 9
|
|
AD1DT6.AD1DT6_8 8 A-D1 data bit 8
|
|
AD1DT6.AD1DT6_7 7 A-D1 data bit 7
|
|
AD1DT6.AD1DT6_6 6 A-D1 data bit 6
|
|
AD1DT7 0x00800A9E 10-bit A-D1 Data Register 7
|
|
AD1DT7.AD1DT7_15 15 A-D1 data bit 15
|
|
AD1DT7.AD1DT7_14 14 A-D1 data bit 14
|
|
AD1DT7.AD1DT7_13 13 A-D1 data bit 13
|
|
AD1DT7.AD1DT7_12 12 A-D1 data bit 12
|
|
AD1DT7.AD1DT7_11 11 A-D1 data bit 11
|
|
AD1DT7.AD1DT7_10 10 A-D1 data bit 10
|
|
AD1DT7.AD1DT7_9 9 A-D1 data bit 9
|
|
AD1DT7.AD1DT7_8 8 A-D1 data bit 8
|
|
AD1DT7.AD1DT7_7 7 A-D1 data bit 7
|
|
AD1DT7.AD1DT7_6 6 A-D1 data bit 6
|
|
AD1DT8 0x00800AA0 10-bit A-D1 Data Register 8
|
|
AD1DT8.AD1DT8_15 15 A-D1 data bit 15
|
|
AD1DT8.AD1DT8_14 14 A-D1 data bit 14
|
|
AD1DT8.AD1DT8_13 13 A-D1 data bit 13
|
|
AD1DT8.AD1DT8_12 12 A-D1 data bit 12
|
|
AD1DT8.AD1DT8_11 11 A-D1 data bit 11
|
|
AD1DT8.AD1DT8_10 10 A-D1 data bit 10
|
|
AD1DT8.AD1DT8_9 9 A-D1 data bit 9
|
|
AD1DT8.AD1DT8_8 8 A-D1 data bit 8
|
|
AD1DT8.AD1DT8_7 7 A-D1 data bit 7
|
|
AD1DT8.AD1DT8_6 6 A-D1 data bit 6
|
|
AD1DT9 0x00800AA2 10-bit A-D1 Data Register 9
|
|
AD1DT9.AD1DT9_15 15 A-D1 data bit 15
|
|
AD1DT9.AD1DT9_14 14 A-D1 data bit 14
|
|
AD1DT9.AD1DT9_13 13 A-D1 data bit 13
|
|
AD1DT9.AD1DT9_12 12 A-D1 data bit 12
|
|
AD1DT9.AD1DT9_11 11 A-D1 data bit 11
|
|
AD1DT9.AD1DT9_10 10 A-D1 data bit 10
|
|
AD1DT9.AD1DT9_9 9 A-D1 data bit 9
|
|
AD1DT9.AD1DT9_8 8 A-D1 data bit 8
|
|
AD1DT9.AD1DT9_7 7 A-D1 data bit 7
|
|
AD1DT9.AD1DT9_6 6 A-D1 data bit 6
|
|
AD1DT10 0x00800AA4 10-bit A-D1 Data Register 10
|
|
AD1DT10.AD1DT10_15 15 A-D1 data bit 15
|
|
AD1DT10.AD1DT10_14 14 A-D1 data bit 14
|
|
AD1DT10.AD1DT10_13 13 A-D1 data bit 13
|
|
AD1DT10.AD1DT10_12 12 A-D1 data bit 12
|
|
AD1DT10.AD1DT10_11 11 A-D1 data bit 11
|
|
AD1DT10.AD1DT10_10 10 A-D1 data bit 10
|
|
AD1DT10.AD1DT10_9 9 A-D1 data bit 9
|
|
AD1DT10.AD1DT10_8 8 A-D1 data bit 8
|
|
AD1DT10.AD1DT10_7 7 A-D1 data bit 7
|
|
AD1DT10.AD1DT10_6 6 A-D1 data bit 6
|
|
AD1DT11 0x00800AA6 10-bit A-D1 Data Register 11
|
|
AD1DT11.AD1DT11_15 15 A-D1 data bit 15
|
|
AD1DT11.AD1DT11_14 14 A-D1 data bit 14
|
|
AD1DT11.AD1DT11_13 13 A-D1 data bit 13
|
|
AD1DT11.AD1DT11_12 12 A-D1 data bit 12
|
|
AD1DT11.AD1DT11_11 11 A-D1 data bit 11
|
|
AD1DT11.AD1DT11_10 10 A-D1 data bit 10
|
|
AD1DT11.AD1DT11_9 9 A-D1 data bit 9
|
|
AD1DT11.AD1DT11_8 8 A-D1 data bit 8
|
|
AD1DT11.AD1DT11_7 7 A-D1 data bit 7
|
|
AD1DT11.AD1DT11_6 6 A-D1 data bit 6
|
|
AD1DT12 0x00800AA8 10-bit A-D1 Data Register 12
|
|
AD1DT12.AD1DT12_15 15 A-D1 data bit 15
|
|
AD1DT12.AD1DT12_14 14 A-D1 data bit 14
|
|
AD1DT12.AD1DT12_13 13 A-D1 data bit 13
|
|
AD1DT12.AD1DT12_12 12 A-D1 data bit 12
|
|
AD1DT12.AD1DT12_11 11 A-D1 data bit 11
|
|
AD1DT12.AD1DT12_10 10 A-D1 data bit 10
|
|
AD1DT12.AD1DT12_9 9 A-D1 data bit 9
|
|
AD1DT12.AD1DT12_8 8 A-D1 data bit 8
|
|
AD1DT12.AD1DT12_7 7 A-D1 data bit 7
|
|
AD1DT12.AD1DT12_6 6 A-D1 data bit 6
|
|
AD1DT13 0x00800AAA 10-bit A-D1 Data Register 13
|
|
AD1DT13.AD1DT13_15 15 A-D1 data bit 15
|
|
AD1DT13.AD1DT13_14 14 A-D1 data bit 14
|
|
AD1DT13.AD1DT13_13 13 A-D1 data bit 13
|
|
AD1DT13.AD1DT13_12 12 A-D1 data bit 12
|
|
AD1DT13.AD1DT13_11 11 A-D1 data bit 11
|
|
AD1DT13.AD1DT13_10 10 A-D1 data bit 10
|
|
AD1DT13.AD1DT13_9 9 A-D1 data bit 9
|
|
AD1DT13.AD1DT13_8 8 A-D1 data bit 8
|
|
AD1DT13.AD1DT13_7 7 A-D1 data bit 7
|
|
AD1DT13.AD1DT13_6 6 A-D1 data bit 6
|
|
AD1DT14 0x00800AAC 10-bit A-D1 Data Register 14
|
|
AD1DT14.AD1DT14_15 15 A-D1 data bit 15
|
|
AD1DT14.AD1DT14_14 14 A-D1 data bit 14
|
|
AD1DT14.AD1DT14_13 13 A-D1 data bit 13
|
|
AD1DT14.AD1DT14_12 12 A-D1 data bit 12
|
|
AD1DT14.AD1DT14_11 11 A-D1 data bit 11
|
|
AD1DT14.AD1DT14_10 10 A-D1 data bit 10
|
|
AD1DT14.AD1DT14_9 9 A-D1 data bit 9
|
|
AD1DT14.AD1DT14_8 8 A-D1 data bit 8
|
|
AD1DT14.AD1DT14_7 7 A-D1 data bit 7
|
|
AD1DT14.AD1DT14_6 6 A-D1 data bit 6
|
|
AD1DT15 0x00800AAE 10-bit A-D1 Data Register 15
|
|
AD1DT15.AD1DT15_15 15 A-D1 data bit 15
|
|
AD1DT15.AD1DT15_14 14 A-D1 data bit 14
|
|
AD1DT15.AD1DT15_13 13 A-D1 data bit 13
|
|
AD1DT15.AD1DT15_12 12 A-D1 data bit 12
|
|
AD1DT15.AD1DT15_11 11 A-D1 data bit 11
|
|
AD1DT15.AD1DT15_10 10 A-D1 data bit 10
|
|
AD1DT15.AD1DT15_9 9 A-D1 data bit 9
|
|
AD1DT15.AD1DT15_8 8 A-D1 data bit 8
|
|
AD1DT15.AD1DT15_7 7 A-D1 data bit 7
|
|
AD1DT15.AD1DT15_6 6 A-D1 data bit 6
|
|
RESERVED00800AD0 0x00800AD0 RESERVED
|
|
AD18DT0 0x00800AD1 8-bit A-D1 Data Register 0
|
|
AD18DT0.AD18DT0_15 15 8-bit A-D1 data bit 15
|
|
AD18DT0.AD18DT0_14 14 8-bit A-D1 data bit 14
|
|
AD18DT0.AD18DT0_13 13 8-bit A-D1 data bit 13
|
|
AD18DT0.AD18DT0_12 12 8-bit A-D1 data bit 12
|
|
AD18DT0.AD18DT0_11 11 8-bit A-D1 data bit 11
|
|
AD18DT0.AD18DT0_10 10 8-bit A-D1 data bit 10
|
|
AD18DT0.AD18DT0_9 9 8-bit A-D1 data bit 9
|
|
AD18DT0.AD18DT0_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AD2 0x00800AD2 RESERVED
|
|
AD18DT1 0x00800AD3 8-bit A-D1 Data Register 1
|
|
AD18DT1.AD18DT1_15 15 8-bit A-D1 data bit 15
|
|
AD18DT1.AD18DT1_14 14 8-bit A-D1 data bit 14
|
|
AD18DT1.AD18DT1_13 13 8-bit A-D1 data bit 13
|
|
AD18DT1.AD18DT1_12 12 8-bit A-D1 data bit 12
|
|
AD18DT1.AD18DT1_11 11 8-bit A-D1 data bit 11
|
|
AD18DT1.AD18DT1_10 10 8-bit A-D1 data bit 10
|
|
AD18DT1.AD18DT1_9 9 8-bit A-D1 data bit 9
|
|
AD18DT1.AD18DT1_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AD4 0x00800AD4 RESERVED
|
|
AD18DT2 0x00800AD5 8-bit A-D1 Data Register 2
|
|
AD18DT2.AD18DT2_15 15 8-bit A-D1 data bit 15
|
|
AD18DT2.AD18DT2_14 14 8-bit A-D1 data bit 14
|
|
AD18DT2.AD18DT2_13 13 8-bit A-D1 data bit 13
|
|
AD18DT2.AD18DT2_12 12 8-bit A-D1 data bit 12
|
|
AD18DT2.AD18DT2_11 11 8-bit A-D1 data bit 11
|
|
AD18DT2.AD18DT2_10 10 8-bit A-D1 data bit 10
|
|
AD18DT2.AD18DT2_9 9 8-bit A-D1 data bit 9
|
|
AD18DT2.AD18DT2_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AD6 0x00800AD6 RESERVED
|
|
AD18DT3 0x00800AD7 8-bit A-D1 Data Register 3
|
|
AD18DT3.AD18DT3_15 15 8-bit A-D1 data bit 15
|
|
AD18DT3.AD18DT3_14 14 8-bit A-D1 data bit 14
|
|
AD18DT3.AD18DT3_13 13 8-bit A-D1 data bit 13
|
|
AD18DT3.AD18DT3_12 12 8-bit A-D1 data bit 12
|
|
AD18DT3.AD18DT3_11 11 8-bit A-D1 data bit 11
|
|
AD18DT3.AD18DT3_10 10 8-bit A-D1 data bit 10
|
|
AD18DT3.AD18DT3_9 9 8-bit A-D1 data bit 9
|
|
AD18DT3.AD18DT3_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AD8 0x00800AD8 RESERVED
|
|
AD18DT4 0x00800AD9 8-bit A-D1 Data Register 4
|
|
AD18DT4.AD18DT4_15 15 8-bit A-D1 data bit 15
|
|
AD18DT4.AD18DT4_14 14 8-bit A-D1 data bit 14
|
|
AD18DT4.AD18DT4_13 13 8-bit A-D1 data bit 13
|
|
AD18DT4.AD18DT4_12 12 8-bit A-D1 data bit 12
|
|
AD18DT4.AD18DT4_11 11 8-bit A-D1 data bit 11
|
|
AD18DT4.AD18DT4_10 10 8-bit A-D1 data bit 10
|
|
AD18DT4.AD18DT4_9 9 8-bit A-D1 data bit 9
|
|
AD18DT4.AD18DT4_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800ADA 0x00800ADA RESERVED
|
|
AD18DT5 0x00800ADB 8-bit A-D1 Data Register 5
|
|
AD18DT5.AD18DT5_15 15 8-bit A-D1 data bit 15
|
|
AD18DT5.AD18DT5_14 14 8-bit A-D1 data bit 14
|
|
AD18DT5.AD18DT5_13 13 8-bit A-D1 data bit 13
|
|
AD18DT5.AD18DT5_12 12 8-bit A-D1 data bit 12
|
|
AD18DT5.AD18DT5_11 11 8-bit A-D1 data bit 11
|
|
AD18DT5.AD18DT5_10 10 8-bit A-D1 data bit 10
|
|
AD18DT5.AD18DT5_9 9 8-bit A-D1 data bit 9
|
|
AD18DT5.AD18DT5_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800ADC 0x00800ADC RESERVED
|
|
AD18DT6 0x00800ADD 8-bit A-D1 Data Register 6
|
|
AD18DT6.AD18DT6_15 15 8-bit A-D1 data bit 15
|
|
AD18DT6.AD18DT6_14 14 8-bit A-D1 data bit 14
|
|
AD18DT6.AD18DT6_13 13 8-bit A-D1 data bit 13
|
|
AD18DT6.AD18DT6_12 12 8-bit A-D1 data bit 12
|
|
AD18DT6.AD18DT6_11 11 8-bit A-D1 data bit 11
|
|
AD18DT6.AD18DT6_10 10 8-bit A-D1 data bit 10
|
|
AD18DT6.AD18DT6_9 9 8-bit A-D1 data bit 9
|
|
AD18DT6.AD18DT6_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800ADE 0x00800ADE RESERVED
|
|
AD18DT7 0x00800ADF 8-bit A-D1 Data Register 7
|
|
AD18DT7.AD18DT7_15 15 8-bit A-D1 data bit 15
|
|
AD18DT7.AD18DT7_14 14 8-bit A-D1 data bit 14
|
|
AD18DT7.AD18DT7_13 13 8-bit A-D1 data bit 13
|
|
AD18DT7.AD18DT7_12 12 8-bit A-D1 data bit 12
|
|
AD18DT7.AD18DT7_11 11 8-bit A-D1 data bit 11
|
|
AD18DT7.AD18DT7_10 10 8-bit A-D1 data bit 10
|
|
AD18DT7.AD18DT7_9 9 8-bit A-D1 data bit 9
|
|
AD18DT7.AD18DT7_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AE0 0x00800AE0 RESERVED
|
|
AD18DT8 0x00800AE1 8-bit A-D1 Data Register 8
|
|
AD18DT8.AD18DT8_15 15 8-bit A-D1 data bit 15
|
|
AD18DT8.AD18DT8_14 14 8-bit A-D1 data bit 14
|
|
AD18DT8.AD18DT8_13 13 8-bit A-D1 data bit 13
|
|
AD18DT8.AD18DT8_12 12 8-bit A-D1 data bit 12
|
|
AD18DT8.AD18DT8_11 11 8-bit A-D1 data bit 11
|
|
AD18DT8.AD18DT8_10 10 8-bit A-D1 data bit 10
|
|
AD18DT8.AD18DT8_9 9 8-bit A-D1 data bit 9
|
|
AD18DT8.AD18DT8_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AE2 0x00800AE2 RESERVED
|
|
AD18DT9 0x00800AE3 8-bit A-D1 Data Register 9
|
|
AD18DT9.AD18DT9_15 15 8-bit A-D1 data bit 15
|
|
AD18DT9.AD18DT9_14 14 8-bit A-D1 data bit 14
|
|
AD18DT9.AD18DT9_13 13 8-bit A-D1 data bit 13
|
|
AD18DT9.AD18DT9_12 12 8-bit A-D1 data bit 12
|
|
AD18DT9.AD18DT9_11 11 8-bit A-D1 data bit 11
|
|
AD18DT9.AD18DT9_10 10 8-bit A-D1 data bit 10
|
|
AD18DT9.AD18DT9_9 9 8-bit A-D1 data bit 9
|
|
AD18DT9.AD18DT9_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AE4 0x00800AE4 RESERVED
|
|
AD18DT10 0x00800AE5 8-bit A-D1 Data Register 10
|
|
AD18DT10.AD18DT10_15 15 8-bit A-D1 data bit 15
|
|
AD18DT10.AD18DT10_14 14 8-bit A-D1 data bit 14
|
|
AD18DT10.AD18DT10_13 13 8-bit A-D1 data bit 13
|
|
AD18DT10.AD18DT10_12 12 8-bit A-D1 data bit 12
|
|
AD18DT10.AD18DT10_11 11 8-bit A-D1 data bit 11
|
|
AD18DT10.AD18DT10_10 10 8-bit A-D1 data bit 10
|
|
AD18DT10.AD18DT10_9 9 8-bit A-D1 data bit 9
|
|
AD18DT10.AD18DT10_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AE6 0x00800AE6 RESERVED
|
|
AD18DT11 0x00800AE7 8-bit A-D1 Data Register 11
|
|
AD18DT11.AD18DT11_15 15 8-bit A-D1 data bit 15
|
|
AD18DT11.AD18DT11_14 14 8-bit A-D1 data bit 14
|
|
AD18DT11.AD18DT11_13 13 8-bit A-D1 data bit 13
|
|
AD18DT11.AD18DT11_12 12 8-bit A-D1 data bit 12
|
|
AD18DT11.AD18DT11_11 11 8-bit A-D1 data bit 11
|
|
AD18DT11.AD18DT11_10 10 8-bit A-D1 data bit 10
|
|
AD18DT11.AD18DT11_9 9 8-bit A-D1 data bit 9
|
|
AD18DT11.AD18DT11_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AE8 0x00800AE8 RESERVED
|
|
AD18DT12 0x00800AE9 8-bit A-D1 Data Register 12
|
|
AD18DT12.AD18DT12_15 15 8-bit A-D1 data bit 15
|
|
AD18DT12.AD18DT12_14 14 8-bit A-D1 data bit 14
|
|
AD18DT12.AD18DT12_13 13 8-bit A-D1 data bit 13
|
|
AD18DT12.AD18DT12_12 12 8-bit A-D1 data bit 12
|
|
AD18DT12.AD18DT12_11 11 8-bit A-D1 data bit 11
|
|
AD18DT12.AD18DT12_10 10 8-bit A-D1 data bit 10
|
|
AD18DT12.AD18DT12_9 9 8-bit A-D1 data bit 9
|
|
AD18DT12.AD18DT12_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AEA 0x00800AEA RESERVED
|
|
AD18DT13 0x00800AEB 8-bit A-D1 Data Register 13
|
|
AD18DT13.AD18DT13_15 15 8-bit A-D1 data bit 15
|
|
AD18DT13.AD18DT13_14 14 8-bit A-D1 data bit 14
|
|
AD18DT13.AD18DT13_13 13 8-bit A-D1 data bit 13
|
|
AD18DT13.AD18DT13_12 12 8-bit A-D1 data bit 12
|
|
AD18DT13.AD18DT13_11 11 8-bit A-D1 data bit 11
|
|
AD18DT13.AD18DT13_10 10 8-bit A-D1 data bit 10
|
|
AD18DT13.AD18DT13_9 9 8-bit A-D1 data bit 9
|
|
AD18DT13.AD18DT13_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AEC 0x00800AEC RESERVED
|
|
AD18DT14 0x00800AED 8-bit A-D1 Data Register 14
|
|
AD18DT14.AD18DT14_15 15 8-bit A-D1 data bit 15
|
|
AD18DT14.AD18DT14_14 14 8-bit A-D1 data bit 14
|
|
AD18DT14.AD18DT14_13 13 8-bit A-D1 data bit 13
|
|
AD18DT14.AD18DT14_12 12 8-bit A-D1 data bit 12
|
|
AD18DT14.AD18DT14_11 11 8-bit A-D1 data bit 11
|
|
AD18DT14.AD18DT14_10 10 8-bit A-D1 data bit 10
|
|
AD18DT14.AD18DT14_9 9 8-bit A-D1 data bit 9
|
|
AD18DT14.AD18DT14_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AEE 0x00800AEE RESERVED
|
|
AD18DT15 0x00800AEF 8-bit A-D1 Data Register 15
|
|
AD18DT15.AD18DT15_15 15 8-bit A-D1 data bit 15
|
|
AD18DT15.AD18DT15_14 14 8-bit A-D1 data bit 14
|
|
AD18DT15.AD18DT15_13 13 8-bit A-D1 data bit 13
|
|
AD18DT15.AD18DT15_12 12 8-bit A-D1 data bit 12
|
|
AD18DT15.AD18DT15_11 11 8-bit A-D1 data bit 11
|
|
AD18DT15.AD18DT15_10 10 8-bit A-D1 data bit 10
|
|
AD18DT15.AD18DT15_9 9 8-bit A-D1 data bit 9
|
|
AD18DT15.AD18DT15_8 8 8-bit A-D1 data bit 8
|
|
TID1CT 0x00800B8C TID1 Counter
|
|
TID1CT.TID1CT_15 15
|
|
TID1CT.TID1CT_14 14
|
|
TID1CT.TID1CT_13 13
|
|
TID1CT.TID1CT_12 12
|
|
TID1CT.TID1CT_11 11
|
|
TID1CT.TID1CT_10 10
|
|
TID1CT.TID1CT_9 9
|
|
TID1CT.TID1CT_8 8
|
|
TID1CT.TID1CT_7 7
|
|
TID1CT.TID1CT_6 6
|
|
TID1CT.TID1CT_5 5
|
|
TID1CT.TID1CT_4 4
|
|
TID1CT.TID1CT_3 3
|
|
TID1CT.TID1CT_2 2
|
|
TID1CT.TID1CT_1 1
|
|
TID1CT.TID1CT_0 0
|
|
TID1RL 0x00800B8E TID1 Reload Register
|
|
TID1RL.TID1RL_15 15
|
|
TID1RL.TID1RL_14 14
|
|
TID1RL.TID1RL_13 13
|
|
TID1RL.TID1RL_12 12
|
|
TID1RL.TID1RL_11 11
|
|
TID1RL.TID1RL_10 10
|
|
TID1RL.TID1RL_9 9
|
|
TID1RL.TID1RL_8 8
|
|
TID1RL.TID1RL_7 7
|
|
TID1RL.TID1RL_6 6
|
|
TID1RL.TID1RL_5 5
|
|
TID1RL.TID1RL_4 4
|
|
TID1RL.TID1RL_3 3
|
|
TID1RL.TID1RL_2 2
|
|
TID1RL.TID1RL_1 1
|
|
TID1RL.TID1RL_0 0
|
|
TOD10CT 0x00800B90 TOD1_0 Counter
|
|
TOD10CT.TOD10CT_15 15
|
|
TOD10CT.TOD10CT_14 14
|
|
TOD10CT.TOD10CT_13 13
|
|
TOD10CT.TOD10CT_12 12
|
|
TOD10CT.TOD10CT_11 11
|
|
TOD10CT.TOD10CT_10 10
|
|
TOD10CT.TOD10CT_9 9
|
|
TOD10CT.TOD10CT_8 8
|
|
TOD10CT.TOD10CT_7 7
|
|
TOD10CT.TOD10CT_6 6
|
|
TOD10CT.TOD10CT_5 5
|
|
TOD10CT.TOD10CT_4 4
|
|
TOD10CT.TOD10CT_3 3
|
|
TOD10CT.TOD10CT_2 2
|
|
TOD10CT.TOD10CT_1 1
|
|
TOD10CT.TOD10CT_0 0
|
|
RESERVED00800B92 0x00800B92 RESERVED
|
|
RESERVED00800B93 0x00800B93 RESERVED
|
|
TOD10RL1 0x00800B94 TOD1_0 Reload 1 Register
|
|
TOD10RL1.TOD10RL1_15 15
|
|
TOD10RL1.TOD10RL1_14 14
|
|
TOD10RL1.TOD10RL1_13 13
|
|
TOD10RL1.TOD10RL1_12 12
|
|
TOD10RL1.TOD10RL1_11 11
|
|
TOD10RL1.TOD10RL1_10 10
|
|
TOD10RL1.TOD10RL1_9 9
|
|
TOD10RL1.TOD10RL1_8 8
|
|
TOD10RL1.TOD10RL1_7 7
|
|
TOD10RL1.TOD10RL1_6 6
|
|
TOD10RL1.TOD10RL1_5 5
|
|
TOD10RL1.TOD10RL1_4 4
|
|
TOD10RL1.TOD10RL1_3 3
|
|
TOD10RL1.TOD10RL1_2 2
|
|
TOD10RL1.TOD10RL1_1 1
|
|
TOD10RL1.TOD10RL1_0 0
|
|
TOD10RL0 0x00800B96 TOD1_0 Reload 0 Register
|
|
TOD10RL0.TOD10RL0_15 15
|
|
TOD10RL0.TOD10RL0_14 14
|
|
TOD10RL0.TOD10RL0_13 13
|
|
TOD10RL0.TOD10RL0_12 12
|
|
TOD10RL0.TOD10RL0_11 11
|
|
TOD10RL0.TOD10RL0_10 10
|
|
TOD10RL0.TOD10RL0_9 9
|
|
TOD10RL0.TOD10RL0_8 8
|
|
TOD10RL0.TOD10RL0_7 7
|
|
TOD10RL0.TOD10RL0_6 6
|
|
TOD10RL0.TOD10RL0_5 5
|
|
TOD10RL0.TOD10RL0_4 4
|
|
TOD10RL0.TOD10RL0_3 3
|
|
TOD10RL0.TOD10RL0_2 2
|
|
TOD10RL0.TOD10RL0_1 1
|
|
TOD10RL0.TOD10RL0_0 0
|
|
TOD11CT 0x00800B98 TOD1_1 Counter
|
|
TOD11CT.TOD11CT_15 15
|
|
TOD11CT.TOD11CT_14 14
|
|
TOD11CT.TOD11CT_13 13
|
|
TOD11CT.TOD11CT_12 12
|
|
TOD11CT.TOD11CT_11 11
|
|
TOD11CT.TOD11CT_10 10
|
|
TOD11CT.TOD11CT_9 9
|
|
TOD11CT.TOD11CT_8 8
|
|
TOD11CT.TOD11CT_7 7
|
|
TOD11CT.TOD11CT_6 6
|
|
TOD11CT.TOD11CT_5 5
|
|
TOD11CT.TOD11CT_4 4
|
|
TOD11CT.TOD11CT_3 3
|
|
TOD11CT.TOD11CT_2 2
|
|
TOD11CT.TOD11CT_1 1
|
|
TOD11CT.TOD11CT_0 0
|
|
RESERVED00800B9A 0x00800B9A RESERVED
|
|
RESERVED00800B9B 0x00800B9B RESERVED
|
|
TOD11RL1 0x00800B9C TOD1_1 Reload 1 Register
|
|
TOD11RL1.TOD11RL1_15 15
|
|
TOD11RL1.TOD11RL1_14 14
|
|
TOD11RL1.TOD11RL1_13 13
|
|
TOD11RL1.TOD11RL1_12 12
|
|
TOD11RL1.TOD11RL1_11 11
|
|
TOD11RL1.TOD11RL1_10 10
|
|
TOD11RL1.TOD11RL1_9 9
|
|
TOD11RL1.TOD11RL1_8 8
|
|
TOD11RL1.TOD11RL1_7 7
|
|
TOD11RL1.TOD11RL1_6 6
|
|
TOD11RL1.TOD11RL1_5 5
|
|
TOD11RL1.TOD11RL1_4 4
|
|
TOD11RL1.TOD11RL1_3 3
|
|
TOD11RL1.TOD11RL1_2 2
|
|
TOD11RL1.TOD11RL1_1 1
|
|
TOD11RL1.TOD11RL1_0 0
|
|
TOD11RL0 0x00800B9E TOD1_1 Reload 0 Register
|
|
TOD11RL0.TOD11RL0_15 15
|
|
TOD11RL0.TOD11RL0_14 14
|
|
TOD11RL0.TOD11RL0_13 13
|
|
TOD11RL0.TOD11RL0_12 12
|
|
TOD11RL0.TOD11RL0_11 11
|
|
TOD11RL0.TOD11RL0_10 10
|
|
TOD11RL0.TOD11RL0_9 9
|
|
TOD11RL0.TOD11RL0_8 8
|
|
TOD11RL0.TOD11RL0_7 7
|
|
TOD11RL0.TOD11RL0_6 6
|
|
TOD11RL0.TOD11RL0_5 5
|
|
TOD11RL0.TOD11RL0_4 4
|
|
TOD11RL0.TOD11RL0_3 3
|
|
TOD11RL0.TOD11RL0_2 2
|
|
TOD11RL0.TOD11RL0_1 1
|
|
TOD11RL0.TOD11RL0_0 0
|
|
TOD12CT 0x00800BA0 TOD1_2 Counter
|
|
TOD12CT.TOD12CT_15 15
|
|
TOD12CT.TOD12CT_14 14
|
|
TOD12CT.TOD12CT_13 13
|
|
TOD12CT.TOD12CT_12 12
|
|
TOD12CT.TOD12CT_11 11
|
|
TOD12CT.TOD12CT_10 10
|
|
TOD12CT.TOD12CT_9 9
|
|
TOD12CT.TOD12CT_8 8
|
|
TOD12CT.TOD12CT_7 7
|
|
TOD12CT.TOD12CT_6 6
|
|
TOD12CT.TOD12CT_5 5
|
|
TOD12CT.TOD12CT_4 4
|
|
TOD12CT.TOD12CT_3 3
|
|
TOD12CT.TOD12CT_2 2
|
|
TOD12CT.TOD12CT_1 1
|
|
TOD12CT.TOD12CT_0 0
|
|
RESERVED00800B9A 0x00800BA2 RESERVED
|
|
RESERVED00800B9B 0x00800BA3 RESERVED
|
|
TOD12RL1 0x00800BA4 TOD1_2 Reload 1 Register
|
|
TOD12RL1.TOD12RL1_15 15
|
|
TOD12RL1.TOD12RL1_14 14
|
|
TOD12RL1.TOD12RL1_13 13
|
|
TOD12RL1.TOD12RL1_12 12
|
|
TOD12RL1.TOD12RL1_11 11
|
|
TOD12RL1.TOD12RL1_10 10
|
|
TOD12RL1.TOD12RL1_9 9
|
|
TOD12RL1.TOD12RL1_8 8
|
|
TOD12RL1.TOD12RL1_7 7
|
|
TOD12RL1.TOD12RL1_6 6
|
|
TOD12RL1.TOD12RL1_5 5
|
|
TOD12RL1.TOD12RL1_4 4
|
|
TOD12RL1.TOD12RL1_3 3
|
|
TOD12RL1.TOD12RL1_2 2
|
|
TOD12RL1.TOD12RL1_1 1
|
|
TOD12RL1.TOD12RL1_0 0
|
|
TOD12RL0 0x00800BA6 TOD1_2 Reload 0 Register
|
|
TOD12RL0.TOD12RL0_15 15
|
|
TOD12RL0.TOD12RL0_14 14
|
|
TOD12RL0.TOD12RL0_13 13
|
|
TOD12RL0.TOD12RL0_12 12
|
|
TOD12RL0.TOD12RL0_11 11
|
|
TOD12RL0.TOD12RL0_10 10
|
|
TOD12RL0.TOD12RL0_9 9
|
|
TOD12RL0.TOD12RL0_8 8
|
|
TOD12RL0.TOD12RL0_7 7
|
|
TOD12RL0.TOD12RL0_6 6
|
|
TOD12RL0.TOD12RL0_5 5
|
|
TOD12RL0.TOD12RL0_4 4
|
|
TOD12RL0.TOD12RL0_3 3
|
|
TOD12RL0.TOD12RL0_2 2
|
|
TOD12RL0.TOD12RL0_1 1
|
|
TOD12RL0.TOD12RL0_0 0
|
|
TOD13CT 0x00800BA8 TOD1_3 Counter
|
|
TOD13CT.TOD13CT_15 15
|
|
TOD13CT.TOD13CT_14 14
|
|
TOD13CT.TOD13CT_13 13
|
|
TOD13CT.TOD13CT_12 12
|
|
TOD13CT.TOD13CT_11 11
|
|
TOD13CT.TOD13CT_10 10
|
|
TOD13CT.TOD13CT_9 9
|
|
TOD13CT.TOD13CT_8 8
|
|
TOD13CT.TOD13CT_7 7
|
|
TOD13CT.TOD13CT_6 6
|
|
TOD13CT.TOD13CT_5 5
|
|
TOD13CT.TOD13CT_4 4
|
|
TOD13CT.TOD13CT_3 3
|
|
TOD13CT.TOD13CT_2 2
|
|
TOD13CT.TOD13CT_1 1
|
|
TOD13CT.TOD13CT_0 0
|
|
RESERVED00800B9A 0x00800BAA RESERVED
|
|
RESERVED00800B9B 0x00800BAB RESERVED
|
|
TOD13RL1 0x00800BAC TOD1_3 Reload 1 Register
|
|
TOD13RL1.TOD13RL1_15 15
|
|
TOD13RL1.TOD13RL1_14 14
|
|
TOD13RL1.TOD13RL1_13 13
|
|
TOD13RL1.TOD13RL1_12 12
|
|
TOD13RL1.TOD13RL1_11 11
|
|
TOD13RL1.TOD13RL1_10 10
|
|
TOD13RL1.TOD13RL1_9 9
|
|
TOD13RL1.TOD13RL1_8 8
|
|
TOD13RL1.TOD13RL1_7 7
|
|
TOD13RL1.TOD13RL1_6 6
|
|
TOD13RL1.TOD13RL1_5 5
|
|
TOD13RL1.TOD13RL1_4 4
|
|
TOD13RL1.TOD13RL1_3 3
|
|
TOD13RL1.TOD13RL1_2 2
|
|
TOD13RL1.TOD13RL1_1 1
|
|
TOD13RL1.TOD13RL1_0 0
|
|
TOD13RL0 0x00800BAE TOD1_3 Reload 0 Register
|
|
TOD13RL0.TOD13RL0_15 15
|
|
TOD13RL0.TOD13RL0_14 14
|
|
TOD13RL0.TOD13RL0_13 13
|
|
TOD13RL0.TOD13RL0_12 12
|
|
TOD13RL0.TOD13RL0_11 11
|
|
TOD13RL0.TOD13RL0_10 10
|
|
TOD13RL0.TOD13RL0_9 9
|
|
TOD13RL0.TOD13RL0_8 8
|
|
TOD13RL0.TOD13RL0_7 7
|
|
TOD13RL0.TOD13RL0_6 6
|
|
TOD13RL0.TOD13RL0_5 5
|
|
TOD13RL0.TOD13RL0_4 4
|
|
TOD13RL0.TOD13RL0_3 3
|
|
TOD13RL0.TOD13RL0_2 2
|
|
TOD13RL0.TOD13RL0_1 1
|
|
TOD13RL0.TOD13RL0_0 0
|
|
TOD14CT 0x00800BB0 TOD1_4 Counter
|
|
TOD14CT.TOD14CT_15 15
|
|
TOD14CT.TOD14CT_14 14
|
|
TOD14CT.TOD14CT_13 13
|
|
TOD14CT.TOD14CT_12 12
|
|
TOD14CT.TOD14CT_11 11
|
|
TOD14CT.TOD14CT_10 10
|
|
TOD14CT.TOD14CT_9 9
|
|
TOD14CT.TOD14CT_8 8
|
|
TOD14CT.TOD14CT_7 7
|
|
TOD14CT.TOD14CT_6 6
|
|
TOD14CT.TOD14CT_5 5
|
|
TOD14CT.TOD14CT_4 4
|
|
TOD14CT.TOD14CT_3 3
|
|
TOD14CT.TOD14CT_2 2
|
|
TOD14CT.TOD14CT_1 1
|
|
TOD14CT.TOD14CT_0 0
|
|
RESERVED00800B9A 0x00800BB2 RESERVED
|
|
RESERVED00800B9B 0x00800BB3 RESERVED
|
|
TOD14RL1 0x00800BB4 TOD1_4 Reload 1 Register
|
|
TOD14RL1.TOD14RL1_15 15
|
|
TOD14RL1.TOD14RL1_14 14
|
|
TOD14RL1.TOD14RL1_13 13
|
|
TOD14RL1.TOD14RL1_12 12
|
|
TOD14RL1.TOD14RL1_11 11
|
|
TOD14RL1.TOD14RL1_10 10
|
|
TOD14RL1.TOD14RL1_9 9
|
|
TOD14RL1.TOD14RL1_8 8
|
|
TOD14RL1.TOD14RL1_7 7
|
|
TOD14RL1.TOD14RL1_6 6
|
|
TOD14RL1.TOD14RL1_5 5
|
|
TOD14RL1.TOD14RL1_4 4
|
|
TOD14RL1.TOD14RL1_3 3
|
|
TOD14RL1.TOD14RL1_2 2
|
|
TOD14RL1.TOD14RL1_1 1
|
|
TOD14RL1.TOD14RL1_0 0
|
|
TOD14RL0 0x00800BB6 TOD1_4 Reload 0 Register
|
|
TOD14RL0.TOD14RL0_15 15
|
|
TOD14RL0.TOD14RL0_14 14
|
|
TOD14RL0.TOD14RL0_13 13
|
|
TOD14RL0.TOD14RL0_12 12
|
|
TOD14RL0.TOD14RL0_11 11
|
|
TOD14RL0.TOD14RL0_10 10
|
|
TOD14RL0.TOD14RL0_9 9
|
|
TOD14RL0.TOD14RL0_8 8
|
|
TOD14RL0.TOD14RL0_7 7
|
|
TOD14RL0.TOD14RL0_6 6
|
|
TOD14RL0.TOD14RL0_5 5
|
|
TOD14RL0.TOD14RL0_4 4
|
|
TOD14RL0.TOD14RL0_3 3
|
|
TOD14RL0.TOD14RL0_2 2
|
|
TOD14RL0.TOD14RL0_1 1
|
|
TOD14RL0.TOD14RL0_0 0
|
|
TOD15CT 0x00800BB8 TOD1_5 Counter
|
|
TOD15CT.TOD15CT_15 15
|
|
TOD15CT.TOD15CT_14 14
|
|
TOD15CT.TOD15CT_13 13
|
|
TOD15CT.TOD15CT_12 12
|
|
TOD15CT.TOD15CT_11 11
|
|
TOD15CT.TOD15CT_10 10
|
|
TOD15CT.TOD15CT_9 9
|
|
TOD15CT.TOD15CT_8 8
|
|
TOD15CT.TOD15CT_7 7
|
|
TOD15CT.TOD15CT_6 6
|
|
TOD15CT.TOD15CT_5 5
|
|
TOD15CT.TOD15CT_4 4
|
|
TOD15CT.TOD15CT_3 3
|
|
TOD15CT.TOD15CT_2 2
|
|
TOD15CT.TOD15CT_1 1
|
|
TOD15CT.TOD15CT_0 0
|
|
RESERVED00800B9A 0x00800BBA RESERVED
|
|
RESERVED00800B9B 0x00800BBB RESERVED
|
|
TOD15RL1 0x00800BBC TOD1_5 Reload 1 Register
|
|
TOD15RL1.TOD15RL1_15 15
|
|
TOD15RL1.TOD15RL1_14 14
|
|
TOD15RL1.TOD15RL1_13 13
|
|
TOD15RL1.TOD15RL1_12 12
|
|
TOD15RL1.TOD15RL1_11 11
|
|
TOD15RL1.TOD15RL1_10 10
|
|
TOD15RL1.TOD15RL1_9 9
|
|
TOD15RL1.TOD15RL1_8 8
|
|
TOD15RL1.TOD15RL1_7 7
|
|
TOD15RL1.TOD15RL1_6 6
|
|
TOD15RL1.TOD15RL1_5 5
|
|
TOD15RL1.TOD15RL1_4 4
|
|
TOD15RL1.TOD15RL1_3 3
|
|
TOD15RL1.TOD15RL1_2 2
|
|
TOD15RL1.TOD15RL1_1 1
|
|
TOD15RL1.TOD15RL1_0 0
|
|
TOD15RL0 0x00800BBE TOD1_5 Reload 0 Register
|
|
TOD15RL0.TOD15RL0_15 15
|
|
TOD15RL0.TOD15RL0_14 14
|
|
TOD15RL0.TOD15RL0_13 13
|
|
TOD15RL0.TOD15RL0_12 12
|
|
TOD15RL0.TOD15RL0_11 11
|
|
TOD15RL0.TOD15RL0_10 10
|
|
TOD15RL0.TOD15RL0_9 9
|
|
TOD15RL0.TOD15RL0_8 8
|
|
TOD15RL0.TOD15RL0_7 7
|
|
TOD15RL0.TOD15RL0_6 6
|
|
TOD15RL0.TOD15RL0_5 5
|
|
TOD15RL0.TOD15RL0_4 4
|
|
TOD15RL0.TOD15RL0_3 3
|
|
TOD15RL0.TOD15RL0_2 2
|
|
TOD15RL0.TOD15RL0_1 1
|
|
TOD15RL0.TOD15RL0_0 0
|
|
TOD16CT 0x00800BC0 TOD1_6 Counter
|
|
TOD16CT.TOD16CT_15 15
|
|
TOD16CT.TOD16CT_14 14
|
|
TOD16CT.TOD16CT_13 13
|
|
TOD16CT.TOD16CT_12 12
|
|
TOD16CT.TOD16CT_11 11
|
|
TOD16CT.TOD16CT_10 10
|
|
TOD16CT.TOD16CT_9 9
|
|
TOD16CT.TOD16CT_8 8
|
|
TOD16CT.TOD16CT_7 7
|
|
TOD16CT.TOD16CT_6 6
|
|
TOD16CT.TOD16CT_5 5
|
|
TOD16CT.TOD16CT_4 4
|
|
TOD16CT.TOD16CT_3 3
|
|
TOD16CT.TOD16CT_2 2
|
|
TOD16CT.TOD16CT_1 1
|
|
TOD16CT.TOD16CT_0 0
|
|
RESERVED00800B9A 0x00800BC2 RESERVED
|
|
RESERVED00800B9B 0x00800BC3 RESERVED
|
|
TOD16RL1 0x00800BC4 TOD1_6 Reload 1 Register
|
|
TOD16RL1.TOD16RL1_15 15
|
|
TOD16RL1.TOD16RL1_14 14
|
|
TOD16RL1.TOD16RL1_13 13
|
|
TOD16RL1.TOD16RL1_12 12
|
|
TOD16RL1.TOD16RL1_11 11
|
|
TOD16RL1.TOD16RL1_10 10
|
|
TOD16RL1.TOD16RL1_9 9
|
|
TOD16RL1.TOD16RL1_8 8
|
|
TOD16RL1.TOD16RL1_7 7
|
|
TOD16RL1.TOD16RL1_6 6
|
|
TOD16RL1.TOD16RL1_5 5
|
|
TOD16RL1.TOD16RL1_4 4
|
|
TOD16RL1.TOD16RL1_3 3
|
|
TOD16RL1.TOD16RL1_2 2
|
|
TOD16RL1.TOD16RL1_1 1
|
|
TOD16RL1.TOD16RL1_0 0
|
|
TOD16RL0 0x00800BC6 TOD1_6 Reload 0 Register
|
|
TOD16RL0.TOD16RL0_15 15
|
|
TOD16RL0.TOD16RL0_14 14
|
|
TOD16RL0.TOD16RL0_13 13
|
|
TOD16RL0.TOD16RL0_12 12
|
|
TOD16RL0.TOD16RL0_11 11
|
|
TOD16RL0.TOD16RL0_10 10
|
|
TOD16RL0.TOD16RL0_9 9
|
|
TOD16RL0.TOD16RL0_8 8
|
|
TOD16RL0.TOD16RL0_7 7
|
|
TOD16RL0.TOD16RL0_6 6
|
|
TOD16RL0.TOD16RL0_5 5
|
|
TOD16RL0.TOD16RL0_4 4
|
|
TOD16RL0.TOD16RL0_3 3
|
|
TOD16RL0.TOD16RL0_2 2
|
|
TOD16RL0.TOD16RL0_1 1
|
|
TOD16RL0.TOD16RL0_0 0
|
|
TOD17CT 0x00800BC8 TOD1_7 Counter
|
|
TOD17CT.TOD17CT_15 15
|
|
TOD17CT.TOD17CT_14 14
|
|
TOD17CT.TOD17CT_13 13
|
|
TOD17CT.TOD17CT_12 12
|
|
TOD17CT.TOD17CT_11 11
|
|
TOD17CT.TOD17CT_10 10
|
|
TOD17CT.TOD17CT_9 9
|
|
TOD17CT.TOD17CT_8 8
|
|
TOD17CT.TOD17CT_7 7
|
|
TOD17CT.TOD17CT_6 6
|
|
TOD17CT.TOD17CT_5 5
|
|
TOD17CT.TOD17CT_4 4
|
|
TOD17CT.TOD17CT_3 3
|
|
TOD17CT.TOD17CT_2 2
|
|
TOD17CT.TOD17CT_1 1
|
|
TOD17CT.TOD17CT_0 0
|
|
RESERVED00800B9A 0x00800BCA RESERVED
|
|
RESERVED00800B9B 0x00800BCB RESERVED
|
|
TOD17RL1 0x00800BCC TOD1_7 Reload 1 Register
|
|
TOD17RL1.TOD17RL1_15 15
|
|
TOD17RL1.TOD17RL1_14 14
|
|
TOD17RL1.TOD17RL1_13 13
|
|
TOD17RL1.TOD17RL1_12 12
|
|
TOD17RL1.TOD17RL1_11 11
|
|
TOD17RL1.TOD17RL1_10 10
|
|
TOD17RL1.TOD17RL1_9 9
|
|
TOD17RL1.TOD17RL1_8 8
|
|
TOD17RL1.TOD17RL1_7 7
|
|
TOD17RL1.TOD17RL1_6 6
|
|
TOD17RL1.TOD17RL1_5 5
|
|
TOD17RL1.TOD17RL1_4 4
|
|
TOD17RL1.TOD17RL1_3 3
|
|
TOD17RL1.TOD17RL1_2 2
|
|
TOD17RL1.TOD17RL1_1 1
|
|
TOD17RL1.TOD17RL1_0 0
|
|
TOD17RL0 0x00800BCE TOD1_7 Reload 0 Register
|
|
TOD17RL0.TOD17RL0_15 15
|
|
TOD17RL0.TOD17RL0_14 14
|
|
TOD17RL0.TOD17RL0_13 13
|
|
TOD17RL0.TOD17RL0_12 12
|
|
TOD17RL0.TOD17RL0_11 11
|
|
TOD17RL0.TOD17RL0_10 10
|
|
TOD17RL0.TOD17RL0_9 9
|
|
TOD17RL0.TOD17RL0_8 8
|
|
TOD17RL0.TOD17RL0_7 7
|
|
TOD17RL0.TOD17RL0_6 6
|
|
TOD17RL0.TOD17RL0_5 5
|
|
TOD17RL0.TOD17RL0_4 4
|
|
TOD17RL0.TOD17RL0_3 3
|
|
TOD17RL0.TOD17RL0_2 2
|
|
TOD17RL0.TOD17RL0_1 1
|
|
TOD17RL0.TOD17RL0_0 0
|
|
PRS4 0x00800BD0 Prescaler Register 4
|
|
PRS4.PRS4_7 7
|
|
PRS4.PRS4_6 6
|
|
PRS4.PRS4_5 5
|
|
PRS4.PRS4_4 4
|
|
PRS4.PRS4_3 3
|
|
PRS4.PRS4_2 2
|
|
PRS4.PRS4_1 1
|
|
PRS4.PRS4_0 0
|
|
TID1PRS4EN 0x00800BD1 TID1 Control & Prescaler 4 Enable Register
|
|
TID1PRS4EN.PRS4EN 15 Prescaler 4 enable
|
|
TID1PRS4EN.TID1ENO 13 TID1 enable output enable
|
|
TID1PRS4EN.TID1CEN 11 TID1 count enable
|
|
TID1PRS4EN.TID1M_10 10 TID1 operation mode selection
|
|
TID1PRS4EN.TID1M_9 9 TID1 operation mode selection
|
|
TOD1IMA 0x00800BD2 TOD1 Interrupt Mask Register
|
|
TOD1IMA.TOD10IMA 7 TOD1_0 interrupt mask
|
|
TOD1IMA.TOD11IMA 6 TOD1_1 interrupt mask
|
|
TOD1IMA.TOD12IMA 5 TOD1_2 interrupt mask
|
|
TOD1IMA.TOD13IMA 4 TOD1_3 interrupt mask
|
|
TOD1IMA.TOD14IMA 3 TOD1_4 interrupt mask
|
|
TOD1IMA.TOD15IMA 2 TOD1_5 interrupt mask
|
|
TOD1IMA.TOD16IMA 1 TOD1_6 interrupt mask
|
|
TOD1IMA.TOD17IMA 0 TOD1_7 interrupt mask
|
|
TOD1IST 0x00800BD3 TOD1 Interrupt Status Register
|
|
TOD1IST.TOD10IST 15 TOD1_0 interrupt status
|
|
TOD1IST.TOD11IST 14 TOD1_1 interrupt status
|
|
TOD1IST.TOD12IST 13 TOD1_2 interrupt status
|
|
TOD1IST.TOD13IST 12 TOD1_3 interrupt status
|
|
TOD1IST.TOD14IST 11 TOD1_4 interrupt status
|
|
TOD1IST.TOD15IST 10 TOD1_5 interrupt status
|
|
TOD1IST.TOD16IST 9 TOD1_6 interrupt status
|
|
TOD1IST.TOD17IST 8 TOD1_7 interrupt status
|
|
RESERVED00800BD4 0x00800BD4 RESERVED
|
|
FFP3 0x00800BD5 F/F Protect Register 3
|
|
FFP3.FP36 15 F/F36 protect
|
|
FFP3.FP35 14 F/F35 protect
|
|
FFP3.FP34 13 F/F34 protect
|
|
FFP3.FP33 12 F/F33 protect
|
|
FFP3.FP32 11 F/F32 protect
|
|
FFP3.FP31 10 F/F31 protect
|
|
FFP3.FP30 9 F/F30 protect
|
|
FFP3.FP20 8 F/F20 protect
|
|
RESERVED00800BD6 0x00800BD6 RESERVED
|
|
FFD3 0x00800BD7 F/F Data Register 3
|
|
FFD3.FD36 15 F/F36 output data
|
|
FFD3.FD35 14 F/F35 output data
|
|
FFD3.FD34 13 F/F34 output data
|
|
FFD3.FD33 12 F/F33 output data
|
|
FFD3.FD32 11 F/F32 output data
|
|
FFD3.FD31 10 F/F31 output data
|
|
FFD3.FD30 9 F/F30 output data
|
|
FFD3.FD29 8 F/F29 output data
|
|
RESERVED00800BD8 0x00800BD8 RESERVED
|
|
RESERVED00800BD9 0x00800BD9 RESERVED
|
|
TOD1CR 0x00800BDA TOD1 Control Register
|
|
TOD1CR.TOD17M_15 15 TOD1_7 operation mode selection
|
|
TOD1CR.TOD17M_14 14 TOD1_7 operation mode selection
|
|
TOD1CR.TOD16M_13 13 TOD1_6 operation mode selection
|
|
TOD1CR.TOD16M_12 12 TOD1_6 operation mode selection
|
|
TOD1CR.TOD15M_11 11 TOD1_5 operation mode selection
|
|
TOD1CR.TOD15M_10 10 TOD1_5 operation mode selection
|
|
TOD1CR.TOD14M_9 9 TOD1_4 operation mode selection
|
|
TOD1CR.TOD14M_8 8 TOD1_4 operation mode selection
|
|
TOD1CR.TOD13M_7 7 TOD1_3 operation mode selection
|
|
TOD1CR.TOD13M_6 6 TOD1_3 operation mode selection
|
|
TOD1CR.TOD12M_5 5 TOD1_2 operation mode selection
|
|
TOD1CR.TOD12M_4 4 TOD1_2 operation mode selection
|
|
TOD1CR.TOD11M_3 3 TOD1_1 operation mode selection
|
|
TOD1CR.TOD11M_2 2 TOD1_1 operation mode selection
|
|
TOD1CR.TOD10M_1 1 TOD1_0 operation mode selection
|
|
TOD1CR.TOD10M_0 0 TOD1_0 operation mode selection
|
|
RESERVED00800BDC 0x00800BDC RESERVED
|
|
TOD1PRO 0x00800BDD TOD1 Enable Protect Register
|
|
TOD1PRO.TOD17PRO 15 TOD1_7 enable protect
|
|
TOD1PRO.TOD16PRO 14 TOD1_6 enable protect
|
|
TOD1PRO.TOD15PRO 13 TOD1_5 enable protect
|
|
TOD1PRO.TOD14PRO 12 TOD1_4 enable protect
|
|
TOD1PRO.TOD13PRO 11 TOD1_3 enable protect
|
|
TOD1PRO.TOD12PRO 10 TOD1_2 enable protect
|
|
TOD1PRO.TOD11PRO 9 TOD1_1 enable protect
|
|
TOD1PRO.TOD10PRO 8 TOD1_0 enable protect
|
|
RESERVED00800BDE 0x00800BDE RESERVED
|
|
TOD1CEN 0x00800BDF TOD1 Count Enable Register
|
|
TOD1CEN.TOD17CEN 15 TOD1_7 count enable
|
|
TOD1CEN.TOD16CEN 14 TOD1_6 count enable
|
|
TOD1CEN.TOD15CEN 13 TOD1_5 count enable
|
|
TOD1CEN.TOD14CEN 12 TOD1_4 count enable
|
|
TOD1CEN.TOD13CEN 11 TOD1_3 count enable
|
|
TOD1CEN.TOD12CEN 10 TOD1_2 count enable
|
|
TOD1CEN.TOD11CEN 9 TOD1_1 count enable
|
|
TOD1CEN.TOD10CEN 8 TOD1_0 count enable
|
|
TID2CT 0x00800C8C TID2 Counter
|
|
TID2CT.TID2CT_15 15
|
|
TID2CT.TID2CT_14 14
|
|
TID2CT.TID2CT_13 13
|
|
TID2CT.TID2CT_12 12
|
|
TID2CT.TID2CT_11 11
|
|
TID2CT.TID2CT_10 10
|
|
TID2CT.TID2CT_9 9
|
|
TID2CT.TID2CT_8 8
|
|
TID2CT.TID2CT_7 7
|
|
TID2CT.TID2CT_6 6
|
|
TID2CT.TID2CT_5 5
|
|
TID2CT.TID2CT_4 4
|
|
TID2CT.TID2CT_3 3
|
|
TID2CT.TID2CT_2 2
|
|
TID2CT.TID2CT_1 1
|
|
TID2CT.TID2CT_0 0
|
|
TID2RL 0x00800C8E TID2 Reload Register
|
|
TID2RL.TID2RL_15 15
|
|
TID2RL.TID2RL_14 14
|
|
TID2RL.TID2RL_13 13
|
|
TID2RL.TID2RL_12 12
|
|
TID2RL.TID2RL_11 11
|
|
TID2RL.TID2RL_10 10
|
|
TID2RL.TID2RL_9 9
|
|
TID2RL.TID2RL_8 8
|
|
TID2RL.TID2RL_7 7
|
|
TID2RL.TID2RL_6 6
|
|
TID2RL.TID2RL_5 5
|
|
TID2RL.TID2RL_4 4
|
|
TID2RL.TID2RL_3 3
|
|
TID2RL.TID2RL_2 2
|
|
TID2RL.TID2RL_1 1
|
|
TID2RL.TID2RL_0 0
|
|
TOM00CT 0x00800C90 TOM0_0 Counter
|
|
TOM00CT.TOM00CT_15 15
|
|
TOM00CT.TOM00CT_14 14
|
|
TOM00CT.TOM00CT_13 13
|
|
TOM00CT.TOM00CT_12 12
|
|
TOM00CT.TOM00CT_11 11
|
|
TOM00CT.TOM00CT_10 10
|
|
TOM00CT.TOM00CT_9 9
|
|
TOM00CT.TOM00CT_8 8
|
|
TOM00CT.TOM00CT_7 7
|
|
TOM00CT.TOM00CT_6 6
|
|
TOM00CT.TOM00CT_5 5
|
|
TOM00CT.TOM00CT_4 4
|
|
TOM00CT.TOM00CT_3 3
|
|
TOM00CT.TOM00CT_2 2
|
|
TOM00CT.TOM00CT_1 1
|
|
TOM00CT.TOM00CT_0 0
|
|
RESERVED00800C92 0x00800C92 RESERVED
|
|
RESERVED00800C93 0x00800C93 RESERVED
|
|
TOM00RL1 0x00800C94 TOM0_0 Reload 1 Register
|
|
TOM00RL1.TOM00RL1_15 15
|
|
TOM00RL1.TOM00RL1_14 14
|
|
TOM00RL1.TOM00RL1_13 13
|
|
TOM00RL1.TOM00RL1_12 12
|
|
TOM00RL1.TOM00RL1_11 11
|
|
TOM00RL1.TOM00RL1_10 10
|
|
TOM00RL1.TOM00RL1_9 9
|
|
TOM00RL1.TOM00RL1_8 8
|
|
TOM00RL1.TOM00RL1_7 7
|
|
TOM00RL1.TOM00RL1_6 6
|
|
TOM00RL1.TOM00RL1_5 5
|
|
TOM00RL1.TOM00RL1_4 4
|
|
TOM00RL1.TOM00RL1_3 3
|
|
TOM00RL1.TOM00RL1_2 2
|
|
TOM00RL1.TOM00RL1_1 1
|
|
TOM00RL1.TOM00RL1_0 0
|
|
TOM00RL0 0x00800C96 TOM0_0 Reload 0 Register
|
|
TOM00RL0.TOM00RL0_15 15
|
|
TOM00RL0.TOM00RL0_14 14
|
|
TOM00RL0.TOM00RL0_13 13
|
|
TOM00RL0.TOM00RL0_12 12
|
|
TOM00RL0.TOM00RL0_11 11
|
|
TOM00RL0.TOM00RL0_10 10
|
|
TOM00RL0.TOM00RL0_9 9
|
|
TOM00RL0.TOM00RL0_8 8
|
|
TOM00RL0.TOM00RL0_7 7
|
|
TOM00RL0.TOM00RL0_6 6
|
|
TOM00RL0.TOM00RL0_5 5
|
|
TOM00RL0.TOM00RL0_4 4
|
|
TOM00RL0.TOM00RL0_3 3
|
|
TOM00RL0.TOM00RL0_2 2
|
|
TOM00RL0.TOM00RL0_1 1
|
|
TOM00RL0.TOM00RL0_0 0
|
|
TOM01CT 0x00800C98 TOM0_1 Counter
|
|
TOM01CT.TOM01CT_15 15
|
|
TOM01CT.TOM01CT_14 14
|
|
TOM01CT.TOM01CT_13 13
|
|
TOM01CT.TOM01CT_12 12
|
|
TOM01CT.TOM01CT_11 11
|
|
TOM01CT.TOM01CT_10 10
|
|
TOM01CT.TOM01CT_9 9
|
|
TOM01CT.TOM01CT_8 8
|
|
TOM01CT.TOM01CT_7 7
|
|
TOM01CT.TOM01CT_6 6
|
|
TOM01CT.TOM01CT_5 5
|
|
TOM01CT.TOM01CT_4 4
|
|
TOM01CT.TOM01CT_3 3
|
|
TOM01CT.TOM01CT_2 2
|
|
TOM01CT.TOM01CT_1 1
|
|
TOM01CT.TOM01CT_0 0
|
|
RESERVED00800C9A 0x00800C9A RESERVED
|
|
RESERVED00800C9B 0x00800C9B RESERVED
|
|
TOM01RL1 0x00800C9C TOM0_1 Reload 1 Register
|
|
TOM01RL1.TOM01RL1_15 15
|
|
TOM01RL1.TOM01RL1_14 14
|
|
TOM01RL1.TOM01RL1_13 13
|
|
TOM01RL1.TOM01RL1_12 12
|
|
TOM01RL1.TOM01RL1_11 11
|
|
TOM01RL1.TOM01RL1_10 10
|
|
TOM01RL1.TOM01RL1_9 9
|
|
TOM01RL1.TOM01RL1_8 8
|
|
TOM01RL1.TOM01RL1_7 7
|
|
TOM01RL1.TOM01RL1_6 6
|
|
TOM01RL1.TOM01RL1_5 5
|
|
TOM01RL1.TOM01RL1_4 4
|
|
TOM01RL1.TOM01RL1_3 3
|
|
TOM01RL1.TOM01RL1_2 2
|
|
TOM01RL1.TOM01RL1_1 1
|
|
TOM01RL1.TOM01RL1_0 0
|
|
TOM01RL0 0x00800C9E TOM0_1 Reload 0 Register
|
|
TOM01RL0.TOM01RL0_15 15
|
|
TOM01RL0.TOM01RL0_14 14
|
|
TOM01RL0.TOM01RL0_13 13
|
|
TOM01RL0.TOM01RL0_12 12
|
|
TOM01RL0.TOM01RL0_11 11
|
|
TOM01RL0.TOM01RL0_10 10
|
|
TOM01RL0.TOM01RL0_9 9
|
|
TOM01RL0.TOM01RL0_8 8
|
|
TOM01RL0.TOM01RL0_7 7
|
|
TOM01RL0.TOM01RL0_6 6
|
|
TOM01RL0.TOM01RL0_5 5
|
|
TOM01RL0.TOM01RL0_4 4
|
|
TOM01RL0.TOM01RL0_3 3
|
|
TOM01RL0.TOM01RL0_2 2
|
|
TOM01RL0.TOM01RL0_1 1
|
|
TOM01RL0.TOM01RL0_0 0
|
|
TOM02CT 0x00800CA0 TOM0_2 Counter
|
|
TOM02CT.TOM02CT_15 15
|
|
TOM02CT.TOM02CT_14 14
|
|
TOM02CT.TOM02CT_13 13
|
|
TOM02CT.TOM02CT_12 12
|
|
TOM02CT.TOM02CT_11 11
|
|
TOM02CT.TOM02CT_10 10
|
|
TOM02CT.TOM02CT_9 9
|
|
TOM02CT.TOM02CT_8 8
|
|
TOM02CT.TOM02CT_7 7
|
|
TOM02CT.TOM02CT_6 6
|
|
TOM02CT.TOM02CT_5 5
|
|
TOM02CT.TOM02CT_4 4
|
|
TOM02CT.TOM02CT_3 3
|
|
TOM02CT.TOM02CT_2 2
|
|
TOM02CT.TOM02CT_1 1
|
|
TOM02CT.TOM02CT_0 0
|
|
RESERVED00800CA2 0x00800CA2 RESERVED
|
|
RESERVED00800CA3 0x00800CA3 RESERVED
|
|
TOM02RL1 0x00800CA4 TOM0_2 Reload 1 Register
|
|
TOM02RL1.TOM02RL1_15 15
|
|
TOM02RL1.TOM02RL1_14 14
|
|
TOM02RL1.TOM02RL1_13 13
|
|
TOM02RL1.TOM02RL1_12 12
|
|
TOM02RL1.TOM02RL1_11 11
|
|
TOM02RL1.TOM02RL1_10 10
|
|
TOM02RL1.TOM02RL1_9 9
|
|
TOM02RL1.TOM02RL1_8 8
|
|
TOM02RL1.TOM02RL1_7 7
|
|
TOM02RL1.TOM02RL1_6 6
|
|
TOM02RL1.TOM02RL1_5 5
|
|
TOM02RL1.TOM02RL1_4 4
|
|
TOM02RL1.TOM02RL1_3 3
|
|
TOM02RL1.TOM02RL1_2 2
|
|
TOM02RL1.TOM02RL1_1 1
|
|
TOM02RL1.TOM02RL1_0 0
|
|
TOM02RL0 0x00800CA6 TOM0_2 Reload 0 Register
|
|
TOM02RL0.TOM02RL0_15 15
|
|
TOM02RL0.TOM02RL0_14 14
|
|
TOM02RL0.TOM02RL0_13 13
|
|
TOM02RL0.TOM02RL0_12 12
|
|
TOM02RL0.TOM02RL0_11 11
|
|
TOM02RL0.TOM02RL0_10 10
|
|
TOM02RL0.TOM02RL0_9 9
|
|
TOM02RL0.TOM02RL0_8 8
|
|
TOM02RL0.TOM02RL0_7 7
|
|
TOM02RL0.TOM02RL0_6 6
|
|
TOM02RL0.TOM02RL0_5 5
|
|
TOM02RL0.TOM02RL0_4 4
|
|
TOM02RL0.TOM02RL0_3 3
|
|
TOM02RL0.TOM02RL0_2 2
|
|
TOM02RL0.TOM02RL0_1 1
|
|
TOM02RL0.TOM02RL0_0 0
|
|
TOM03CT 0x00800CA8 TOM0_3 Counter
|
|
TOM03CT.TOM03CT_15 15
|
|
TOM03CT.TOM03CT_14 14
|
|
TOM03CT.TOM03CT_13 13
|
|
TOM03CT.TOM03CT_12 12
|
|
TOM03CT.TOM03CT_11 11
|
|
TOM03CT.TOM03CT_10 10
|
|
TOM03CT.TOM03CT_9 9
|
|
TOM03CT.TOM03CT_8 8
|
|
TOM03CT.TOM03CT_7 7
|
|
TOM03CT.TOM03CT_6 6
|
|
TOM03CT.TOM03CT_5 5
|
|
TOM03CT.TOM03CT_4 4
|
|
TOM03CT.TOM03CT_3 3
|
|
TOM03CT.TOM03CT_2 2
|
|
TOM03CT.TOM03CT_1 1
|
|
TOM03CT.TOM03CT_0 0
|
|
RESERVED00800CAA 0x00800CAA RESERVED
|
|
RESERVED00800CAB 0x00800CAB RESERVED
|
|
TOM03RL1 0x00800CAC TOM0_3 Reload 1 Register
|
|
TOM03RL1.TOM03RL1_15 15
|
|
TOM03RL1.TOM03RL1_14 14
|
|
TOM03RL1.TOM03RL1_13 13
|
|
TOM03RL1.TOM03RL1_12 12
|
|
TOM03RL1.TOM03RL1_11 11
|
|
TOM03RL1.TOM03RL1_10 10
|
|
TOM03RL1.TOM03RL1_9 9
|
|
TOM03RL1.TOM03RL1_8 8
|
|
TOM03RL1.TOM03RL1_7 7
|
|
TOM03RL1.TOM03RL1_6 6
|
|
TOM03RL1.TOM03RL1_5 5
|
|
TOM03RL1.TOM03RL1_4 4
|
|
TOM03RL1.TOM03RL1_3 3
|
|
TOM03RL1.TOM03RL1_2 2
|
|
TOM03RL1.TOM03RL1_1 1
|
|
TOM03RL1.TOM03RL1_0 0
|
|
TOM03RL0 0x00800CAE TOM0_3 Reload 0 Register
|
|
TOM03RL0.TOM03RL0_15 15
|
|
TOM03RL0.TOM03RL0_14 14
|
|
TOM03RL0.TOM03RL0_13 13
|
|
TOM03RL0.TOM03RL0_12 12
|
|
TOM03RL0.TOM03RL0_11 11
|
|
TOM03RL0.TOM03RL0_10 10
|
|
TOM03RL0.TOM03RL0_9 9
|
|
TOM03RL0.TOM03RL0_8 8
|
|
TOM03RL0.TOM03RL0_7 7
|
|
TOM03RL0.TOM03RL0_6 6
|
|
TOM03RL0.TOM03RL0_5 5
|
|
TOM03RL0.TOM03RL0_4 4
|
|
TOM03RL0.TOM03RL0_3 3
|
|
TOM03RL0.TOM03RL0_2 2
|
|
TOM03RL0.TOM03RL0_1 1
|
|
TOM03RL0.TOM03RL0_0 0
|
|
TOM04CT 0x00800CB0 TOM0_4 Counter
|
|
TOM04CT.TOM04CT_15 15
|
|
TOM04CT.TOM04CT_14 14
|
|
TOM04CT.TOM04CT_13 13
|
|
TOM04CT.TOM04CT_12 12
|
|
TOM04CT.TOM04CT_11 11
|
|
TOM04CT.TOM04CT_10 10
|
|
TOM04CT.TOM04CT_9 9
|
|
TOM04CT.TOM04CT_8 8
|
|
TOM04CT.TOM04CT_7 7
|
|
TOM04CT.TOM04CT_6 6
|
|
TOM04CT.TOM04CT_5 5
|
|
TOM04CT.TOM04CT_4 4
|
|
TOM04CT.TOM04CT_3 3
|
|
TOM04CT.TOM04CT_2 2
|
|
TOM04CT.TOM04CT_1 1
|
|
TOM04CT.TOM04CT_0 0
|
|
RESERVED00800CB2 0x00800CB2 RESERVED
|
|
RESERVED00800CB3 0x00800CB3 RESERVED
|
|
TOM04RL1 0x00800CB4 TOM0_4 Reload 1 Register
|
|
TOM04RL1.TOM04RL1_15 15
|
|
TOM04RL1.TOM04RL1_14 14
|
|
TOM04RL1.TOM04RL1_13 13
|
|
TOM04RL1.TOM04RL1_12 12
|
|
TOM04RL1.TOM04RL1_11 11
|
|
TOM04RL1.TOM04RL1_10 10
|
|
TOM04RL1.TOM04RL1_9 9
|
|
TOM04RL1.TOM04RL1_8 8
|
|
TOM04RL1.TOM04RL1_7 7
|
|
TOM04RL1.TOM04RL1_6 6
|
|
TOM04RL1.TOM04RL1_5 5
|
|
TOM04RL1.TOM04RL1_4 4
|
|
TOM04RL1.TOM04RL1_3 3
|
|
TOM04RL1.TOM04RL1_2 2
|
|
TOM04RL1.TOM04RL1_1 1
|
|
TOM04RL1.TOM04RL1_0 0
|
|
TOM04RL0 0x00800CB6 TOM0_4 Reload 0 Register
|
|
TOM04RL0.TOM04RL0_15 15
|
|
TOM04RL0.TOM04RL0_14 14
|
|
TOM04RL0.TOM04RL0_13 13
|
|
TOM04RL0.TOM04RL0_12 12
|
|
TOM04RL0.TOM04RL0_11 11
|
|
TOM04RL0.TOM04RL0_10 10
|
|
TOM04RL0.TOM04RL0_9 9
|
|
TOM04RL0.TOM04RL0_8 8
|
|
TOM04RL0.TOM04RL0_7 7
|
|
TOM04RL0.TOM04RL0_6 6
|
|
TOM04RL0.TOM04RL0_5 5
|
|
TOM04RL0.TOM04RL0_4 4
|
|
TOM04RL0.TOM04RL0_3 3
|
|
TOM04RL0.TOM04RL0_2 2
|
|
TOM04RL0.TOM04RL0_1 1
|
|
TOM04RL0.TOM04RL0_0 0
|
|
TOM05CT 0x00800CB8 TOM0_5 Counter
|
|
TOM05CT.TOM05CT_15 15
|
|
TOM05CT.TOM05CT_14 14
|
|
TOM05CT.TOM05CT_13 13
|
|
TOM05CT.TOM05CT_12 12
|
|
TOM05CT.TOM05CT_11 11
|
|
TOM05CT.TOM05CT_10 10
|
|
TOM05CT.TOM05CT_9 9
|
|
TOM05CT.TOM05CT_8 8
|
|
TOM05CT.TOM05CT_7 7
|
|
TOM05CT.TOM05CT_6 6
|
|
TOM05CT.TOM05CT_5 5
|
|
TOM05CT.TOM05CT_4 4
|
|
TOM05CT.TOM05CT_3 3
|
|
TOM05CT.TOM05CT_2 2
|
|
TOM05CT.TOM05CT_1 1
|
|
TOM05CT.TOM05CT_0 0
|
|
RESERVED00800CBA 0x00800CBA RESERVED
|
|
RESERVED00800CBB 0x00800CBB RESERVED
|
|
TOM05RL1 0x00800CBC TOM0_5 Reload 1 Register
|
|
TOM05RL1.TOM05RL1_15 15
|
|
TOM05RL1.TOM05RL1_14 14
|
|
TOM05RL1.TOM05RL1_13 13
|
|
TOM05RL1.TOM05RL1_12 12
|
|
TOM05RL1.TOM05RL1_11 11
|
|
TOM05RL1.TOM05RL1_10 10
|
|
TOM05RL1.TOM05RL1_9 9
|
|
TOM05RL1.TOM05RL1_8 8
|
|
TOM05RL1.TOM05RL1_7 7
|
|
TOM05RL1.TOM05RL1_6 6
|
|
TOM05RL1.TOM05RL1_5 5
|
|
TOM05RL1.TOM05RL1_4 4
|
|
TOM05RL1.TOM05RL1_3 3
|
|
TOM05RL1.TOM05RL1_2 2
|
|
TOM05RL1.TOM05RL1_1 1
|
|
TOM05RL1.TOM05RL1_0 0
|
|
TOM05RL0 0x00800CBE TOM0_5 Reload 0 Register
|
|
TOM05RL0.TOM05RL0_15 15
|
|
TOM05RL0.TOM05RL0_14 14
|
|
TOM05RL0.TOM05RL0_13 13
|
|
TOM05RL0.TOM05RL0_12 12
|
|
TOM05RL0.TOM05RL0_11 11
|
|
TOM05RL0.TOM05RL0_10 10
|
|
TOM05RL0.TOM05RL0_9 9
|
|
TOM05RL0.TOM05RL0_8 8
|
|
TOM05RL0.TOM05RL0_7 7
|
|
TOM05RL0.TOM05RL0_6 6
|
|
TOM05RL0.TOM05RL0_5 5
|
|
TOM05RL0.TOM05RL0_4 4
|
|
TOM05RL0.TOM05RL0_3 3
|
|
TOM05RL0.TOM05RL0_2 2
|
|
TOM05RL0.TOM05RL0_1 1
|
|
TOM05RL0.TOM05RL0_0 0
|
|
TOM06CT 0x00800CC0 TOM0_6 Counter
|
|
TOM06CT.TOM06CT_15 15
|
|
TOM06CT.TOM06CT_14 14
|
|
TOM06CT.TOM06CT_13 13
|
|
TOM06CT.TOM06CT_12 12
|
|
TOM06CT.TOM06CT_11 11
|
|
TOM06CT.TOM06CT_10 10
|
|
TOM06CT.TOM06CT_9 9
|
|
TOM06CT.TOM06CT_8 8
|
|
TOM06CT.TOM06CT_7 7
|
|
TOM06CT.TOM06CT_6 6
|
|
TOM06CT.TOM06CT_5 5
|
|
TOM06CT.TOM06CT_4 4
|
|
TOM06CT.TOM06CT_3 3
|
|
TOM06CT.TOM06CT_2 2
|
|
TOM06CT.TOM06CT_1 1
|
|
TOM06CT.TOM06CT_0 0
|
|
RESERVED00800CC2 0x00800CC2 RESERVED
|
|
RESERVED00800CC3 0x00800CC3 RESERVED
|
|
TOM06RL1 0x00800CC4 TOM0_6 Reload 1 Register
|
|
TOM06RL1.TOM06RL1_15 15
|
|
TOM06RL1.TOM06RL1_14 14
|
|
TOM06RL1.TOM06RL1_13 13
|
|
TOM06RL1.TOM06RL1_12 12
|
|
TOM06RL1.TOM06RL1_11 11
|
|
TOM06RL1.TOM06RL1_10 10
|
|
TOM06RL1.TOM06RL1_9 9
|
|
TOM06RL1.TOM06RL1_8 8
|
|
TOM06RL1.TOM06RL1_7 7
|
|
TOM06RL1.TOM06RL1_6 6
|
|
TOM06RL1.TOM06RL1_5 5
|
|
TOM06RL1.TOM06RL1_4 4
|
|
TOM06RL1.TOM06RL1_3 3
|
|
TOM06RL1.TOM06RL1_2 2
|
|
TOM06RL1.TOM06RL1_1 1
|
|
TOM06RL1.TOM06RL1_0 0
|
|
TOM06RL0 0x00800CC6 TOM0_6 Reload 0 Register
|
|
TOM06RL0.TOM06RL0_15 15
|
|
TOM06RL0.TOM06RL0_14 14
|
|
TOM06RL0.TOM06RL0_13 13
|
|
TOM06RL0.TOM06RL0_12 12
|
|
TOM06RL0.TOM06RL0_11 11
|
|
TOM06RL0.TOM06RL0_10 10
|
|
TOM06RL0.TOM06RL0_9 9
|
|
TOM06RL0.TOM06RL0_8 8
|
|
TOM06RL0.TOM06RL0_7 7
|
|
TOM06RL0.TOM06RL0_6 6
|
|
TOM06RL0.TOM06RL0_5 5
|
|
TOM06RL0.TOM06RL0_4 4
|
|
TOM06RL0.TOM06RL0_3 3
|
|
TOM06RL0.TOM06RL0_2 2
|
|
TOM06RL0.TOM06RL0_1 1
|
|
TOM06RL0.TOM06RL0_0 0
|
|
TOM07CT 0x00800CC8 TOM0_7 Counter
|
|
TOM07CT.TOM07CT_15 15
|
|
TOM07CT.TOM07CT_14 14
|
|
TOM07CT.TOM07CT_13 13
|
|
TOM07CT.TOM07CT_12 12
|
|
TOM07CT.TOM07CT_11 11
|
|
TOM07CT.TOM07CT_10 10
|
|
TOM07CT.TOM07CT_9 9
|
|
TOM07CT.TOM07CT_8 8
|
|
TOM07CT.TOM07CT_7 7
|
|
TOM07CT.TOM07CT_6 6
|
|
TOM07CT.TOM07CT_5 5
|
|
TOM07CT.TOM07CT_4 4
|
|
TOM07CT.TOM07CT_3 3
|
|
TOM07CT.TOM07CT_2 2
|
|
TOM07CT.TOM07CT_1 1
|
|
TOM07CT.TOM07CT_0 0
|
|
RESERVED00800CCA 0x00800CCA RESERVED
|
|
RESERVED00800CCB 0x00800CCB RESERVED
|
|
TOM07RL1 0x00800CCC TOM0_7 Reload 1 Register
|
|
TOM07RL1.TOM07RL1_15 15
|
|
TOM07RL1.TOM07RL1_14 14
|
|
TOM07RL1.TOM07RL1_13 13
|
|
TOM07RL1.TOM07RL1_12 12
|
|
TOM07RL1.TOM07RL1_11 11
|
|
TOM07RL1.TOM07RL1_10 10
|
|
TOM07RL1.TOM07RL1_9 9
|
|
TOM07RL1.TOM07RL1_8 8
|
|
TOM07RL1.TOM07RL1_7 7
|
|
TOM07RL1.TOM07RL1_6 6
|
|
TOM07RL1.TOM07RL1_5 5
|
|
TOM07RL1.TOM07RL1_4 4
|
|
TOM07RL1.TOM07RL1_3 3
|
|
TOM07RL1.TOM07RL1_2 2
|
|
TOM07RL1.TOM07RL1_1 1
|
|
TOM07RL1.TOM07RL1_0 0
|
|
TOM07RL0 0x00800CCE TOM0_7 Reload 0 Register
|
|
TOM07RL0.TOM07RL0_15 15
|
|
TOM07RL0.TOM07RL0_14 14
|
|
TOM07RL0.TOM07RL0_13 13
|
|
TOM07RL0.TOM07RL0_12 12
|
|
TOM07RL0.TOM07RL0_11 11
|
|
TOM07RL0.TOM07RL0_10 10
|
|
TOM07RL0.TOM07RL0_9 9
|
|
TOM07RL0.TOM07RL0_8 8
|
|
TOM07RL0.TOM07RL0_7 7
|
|
TOM07RL0.TOM07RL0_6 6
|
|
TOM07RL0.TOM07RL0_5 5
|
|
TOM07RL0.TOM07RL0_4 4
|
|
TOM07RL0.TOM07RL0_3 3
|
|
TOM07RL0.TOM07RL0_2 2
|
|
TOM07RL0.TOM07RL0_1 1
|
|
TOM07RL0.TOM07RL0_0 0
|
|
PRS5 0x00800CD0 Prescaler Register 5
|
|
PRS5.PRS5_7 7
|
|
PRS5.PRS5_6 6
|
|
PRS5.PRS5_5 5
|
|
PRS5.PRS5_4 4
|
|
PRS5.PRS5_3 3
|
|
PRS5.PRS5_2 2
|
|
PRS5.PRS5_1 1
|
|
PRS5.PRS5_0 0
|
|
TID2PRS5EN 0x00800CD1 TID2 Control & Prescaler 5 Enable Register
|
|
TID2PRS5EN.PRS5EN 15 Prescaler 5 enable
|
|
TID2PRS5EN.TID2ENO 13 TID2 enable output enable
|
|
TID2PRS5EN.TID2CEN 11 TID2 count enable
|
|
TID2PRS5EN.TID2M_10 10 TID2 operation mode selection
|
|
TID2PRS5EN.TID2M_9 9 TID2 operation mode selection
|
|
TOM0IMA 0x00800CD2 TOM0 Interrupt Mask Register
|
|
TOM0IMA.TOM00IMA 7 TOM0_0 interrupt mask
|
|
TOM0IMA.TOM01IMA 6 TOM0_1 interrupt mask
|
|
TOM0IMA.TOM02IMA 5 TOM0_2 interrupt mask
|
|
TOM0IMA.TOM03IMA 4 TOM0_3 interrupt mask
|
|
TOM0IMA.TOM04IMA 3 TOM0_4 interrupt mask
|
|
TOM0IMA.TOM05IMA 2 TOM0_5 interrupt mask
|
|
TOM0IMA.TOM06IMA 1 TOM0_6 interrupt mask
|
|
TOM0IMA.TOM07IMA 0 TOM0_7 interrupt mask
|
|
TOM0IST 0x00800CD3 TOM0 Interrupt Status Register
|
|
TOM0IST.TOM00IST 15 TOM0_0 interrupt status
|
|
TOM0IST.TOM01IST 14 TOM0_1 interrupt status
|
|
TOM0IST.TOM02IST 13 TOM0_2 interrupt status
|
|
TOM0IST.TOM03IST 12 TOM0_3 interrupt status
|
|
TOM0IST.TOM04IST 11 TOM0_4 interrupt status
|
|
TOM0IST.TOM05IST 10 TOM0_5 interrupt status
|
|
TOM0IST.TOM06IST 9 TOM0_6 interrupt status
|
|
TOM0IST.TOM07IST 8 TOM0_7 interrupt status
|
|
RESERVED00800CD4 0x00800CD4 RESERVED
|
|
FFP4 0x00800CD5 F/F Protect Register 4
|
|
FFP4.FP44 15 F/F44 protect
|
|
FFP4.FP43 14 F/F43 protect
|
|
FFP4.FP42 13 F/F42 protect
|
|
FFP4.FP41 12 F/F41 protect
|
|
FFP4.FP40 11 F/F40 protect
|
|
FFP4.FP39 10 F/F39 protect
|
|
FFP4.FP38 9 F/F38 protect
|
|
FFP4.FP37 8 F/F37 protect
|
|
RESERVED00800CD6 0x00800CD6 RESERVED
|
|
FFD4 0x00800CD7 F/F Data Register 4
|
|
FFD4.FD44 15 F/F44 output data
|
|
FFD4.FD43 14 F/F43 output data
|
|
FFD4.FD42 13 F/F42 output data
|
|
FFD4.FD41 12 F/F41 output data
|
|
FFD4.FD40 11 F/F40 output data
|
|
FFD4.FD39 10 F/F39 output data
|
|
FFD4.FD38 9 F/F38 output data
|
|
FFD4.FD37 8 F/F37 output data
|
|
RESERVED00800CD8 0x00800CD8 RESERVED
|
|
RESERVED00800CD9 0x00800CD9 RESERVED
|
|
TOM0CR 0x00800CDA TOM0 Control Register
|
|
TOM0CR.TOM07M_15 15 TOM0_7 operation mode selection
|
|
TOM0CR.TOM07M_14 14 TOM0_7 operation mode selection
|
|
TOM0CR.TOM06M_13 13 TOM0_6 operation mode selection
|
|
TOM0CR.TOM06M_12 12 TOM0_6 operation mode selection
|
|
TOM0CR.TOM05M_11 11 TOM0_5 operation mode selection
|
|
TOM0CR.TOM05M_10 10 TOM0_5 operation mode selection
|
|
TOM0CR.TOM04M_9 9 TOM0_4 operation mode selection
|
|
TOM0CR.TOM04M_8 8 TOM0_4 operation mode selection
|
|
TOM0CR.TOM03M_7 7 TOM0_3 operation mode selection
|
|
TOM0CR.TOM03M_6 6 TOM0_3 operation mode selection
|
|
TOM0CR.TOM02M_5 5 TOM0_2 operation mode selection
|
|
TOM0CR.TOM02M_4 4 TOM0_2 operation mode selection
|
|
TOM0CR.TOM01M_3 3 TOM0_1 operation mode selection
|
|
TOM0CR.TOM01M_2 2 TOM0_1 operation mode selection
|
|
TOM0CR.TOM00M_1 1 TOM0_0 operation mode selection
|
|
TOM0CR.TOM00M_0 0 TOM0_0 operation mode selection
|
|
RESERVED00800CDC 0x00800CDC RESERVED
|
|
TOM0PRO 0x00800CDD TOM0 Enable Protect Register
|
|
TOM0PRO.TOM07PRO_15 15 TOM0_7 enable protect
|
|
TOM0PRO.TOM07PRO_14 14 TOM0_7 enable protect
|
|
TOM0PRO.TOM06PRO_13 13 TOM0_6 enable protect
|
|
TOM0PRO.TOM06PRO_12 12 TOM0_6 enable protect
|
|
TOM0PRO.TOM05PRO_11 11 TOM0_5 enable protect
|
|
TOM0PRO.TOM05PRO_10 10 TOM0_5 enable protect
|
|
TOM0PRO.TOM04PRO_9 9 TOM0_4 enable protect
|
|
TOM0PRO.TOM04PRO_8 8 TOM0_4 enable protect
|
|
TOM0PRO.TOM03PRO_7 7 TOM0_3 enable protect
|
|
TOM0PRO.TOM03PRO_6 6 TOM0_3 enable protect
|
|
TOM0PRO.TOM02PRO_5 5 TOM0_2 enable protect
|
|
TOM0PRO.TOM02PRO_4 4 TOM0_2 enable protect
|
|
TOM0PRO.TOM01PRO_3 3 TOM0_1 enable protect
|
|
TOM0PRO.TOM01PRO_2 2 TOM0_1 enable protect
|
|
TOM0PRO.TOM00PRO_1 1 TOM0_0 enable protect
|
|
TOM0PRO.TOM00PRO_0 0 TOM0_0 enable protect
|
|
RESERVED00800CDE 0x00800CDE RESERVED
|
|
TOM0CEN 0x00800CDF TOM0 Count Enable Register
|
|
TOM0CEN.TOM07CEN 15 TOM0_7 count enable
|
|
TOM0CEN.TOM06CEN 14 TOM0_6 count enable
|
|
TOM0CEN.TOM05CEN 13 TOM0_5 count enable
|
|
TOM0CEN.TOM04CEN 12 TOM0_4 count enable
|
|
TOM0CEN.TOM03CEN 11 TOM0_3 count enable
|
|
TOM0CEN.TOM02CEN 10 TOM0_2 count enable
|
|
TOM0CEN.TOM01CEN 9 TOM0_1 count enable
|
|
TOM0CEN.TOM00CEN 8 TOM0_0 count enable
|
|
TML1CTH 0x00800FE0 TML1 Counter, High
|
|
TML1CTH.TML1CTH_15 15
|
|
TML1CTH.TML1CTH_14 14
|
|
TML1CTH.TML1CTH_13 13
|
|
TML1CTH.TML1CTH_12 12
|
|
TML1CTH.TML1CTH_11 11
|
|
TML1CTH.TML1CTH_10 10
|
|
TML1CTH.TML1CTH_9 9
|
|
TML1CTH.TML1CTH_8 8
|
|
TML1CTH.TML1CTH_7 7
|
|
TML1CTH.TML1CTH_6 6
|
|
TML1CTH.TML1CTH_5 5
|
|
TML1CTH.TML1CTH_4 4
|
|
TML1CTH.TML1CTH_3 3
|
|
TML1CTH.TML1CTH_2 2
|
|
TML1CTH.TML1CTH_1 1
|
|
TML1CTH.TML1CTH_0 0
|
|
TML1CTL 0x00800FE2 TML1 Counter, Low
|
|
TML1CTL.TML1CTL_15 15
|
|
TML1CTL.TML1CTL_14 14
|
|
TML1CTL.TML1CTL_13 13
|
|
TML1CTL.TML1CTL_12 12
|
|
TML1CTL.TML1CTL_11 11
|
|
TML1CTL.TML1CTL_10 10
|
|
TML1CTL.TML1CTL_9 9
|
|
TML1CTL.TML1CTL_8 8
|
|
TML1CTL.TML1CTL_7 7
|
|
TML1CTL.TML1CTL_6 6
|
|
TML1CTL.TML1CTL_5 5
|
|
TML1CTL.TML1CTL_4 4
|
|
TML1CTL.TML1CTL_3 3
|
|
TML1CTL.TML1CTL_2 2
|
|
TML1CTL.TML1CTL_1 1
|
|
TML1CTL.TML1CTL_0 0
|
|
RESERVED00800FE4 0x00800FE4 RESERVED
|
|
RESERVED00800FE5 0x00800FE5 RESERVED
|
|
RESERVED00800FE6 0x00800FE6 RESERVED
|
|
RESERVED00800FE7 0x00800FE7 RESERVED
|
|
RESERVED00800FE8 0x00800FE8 RESERVED
|
|
RESERVED00800FE9 0x00800FE9 RESERVED
|
|
RESERVED00800FEA 0x00800FEA RESERVED
|
|
TML1CR 0x00800FEB TML1 Control Register
|
|
TML1CR.TML1CKS 15 TML1 clock source selection
|
|
TML1CR.TML1SS3 11 TML1 measure 3 source selection
|
|
TML1CR.TML1SS2 10 TML1 measure 2 source selection
|
|
TML1CR.TML1SS1 9 TML1 measure 1 source selection
|
|
TML1CR.TML1SS0 8 TML1 measure 0 source selection
|
|
RESERVED00800FEC 0x00800FEC RESERVED
|
|
RESERVED00800FED 0x00800FED RESERVED
|
|
RESERVED00800FEE 0x00800FEE RESERVED
|
|
RESERVED00800FEF 0x00800FEF RESERVED
|
|
TML1MR3H 0x00800FF0 TML1 Measure 3 Register, High
|
|
TML1MR3H.TML1MR3H_15 15
|
|
TML1MR3H.TML1MR3H_14 14
|
|
TML1MR3H.TML1MR3H_13 13
|
|
TML1MR3H.TML1MR3H_12 12
|
|
TML1MR3H.TML1MR3H_11 11
|
|
TML1MR3H.TML1MR3H_10 10
|
|
TML1MR3H.TML1MR3H_9 9
|
|
TML1MR3H.TML1MR3H_8 8
|
|
TML1MR3H.TML1MR3H_7 7
|
|
TML1MR3H.TML1MR3H_6 6
|
|
TML1MR3H.TML1MR3H_5 5
|
|
TML1MR3H.TML1MR3H_4 4
|
|
TML1MR3H.TML1MR3H_3 3
|
|
TML1MR3H.TML1MR3H_2 2
|
|
TML1MR3H.TML1MR3H_1 1
|
|
TML1MR3H.TML1MR3H_0 0
|
|
TML1MR3L 0x00800FF2 TML1 Measure 3 Register, Low
|
|
TML1MR3L.TML1MR3L_15 15
|
|
TML1MR3L.TML1MR3L_14 14
|
|
TML1MR3L.TML1MR3L_13 13
|
|
TML1MR3L.TML1MR3L_12 12
|
|
TML1MR3L.TML1MR3L_11 11
|
|
TML1MR3L.TML1MR3L_10 10
|
|
TML1MR3L.TML1MR3L_9 9
|
|
TML1MR3L.TML1MR3L_8 8
|
|
TML1MR3L.TML1MR3L_7 7
|
|
TML1MR3L.TML1MR3L_6 6
|
|
TML1MR3L.TML1MR3L_5 5
|
|
TML1MR3L.TML1MR3L_4 4
|
|
TML1MR3L.TML1MR3L_3 3
|
|
TML1MR3L.TML1MR3L_2 2
|
|
TML1MR3L.TML1MR3L_1 1
|
|
TML1MR3L.TML1MR3L_0 0
|
|
TML1MR2H 0x00800FF4 TML1 Measure 2 Register, High
|
|
TML1MR2H.TML1MR2H_15 15
|
|
TML1MR2H.TML1MR2H_14 14
|
|
TML1MR2H.TML1MR2H_13 13
|
|
TML1MR2H.TML1MR2H_12 12
|
|
TML1MR2H.TML1MR2H_11 11
|
|
TML1MR2H.TML1MR2H_10 10
|
|
TML1MR2H.TML1MR2H_9 9
|
|
TML1MR2H.TML1MR2H_8 8
|
|
TML1MR2H.TML1MR2H_7 7
|
|
TML1MR2H.TML1MR2H_6 6
|
|
TML1MR2H.TML1MR2H_5 5
|
|
TML1MR2H.TML1MR2H_4 4
|
|
TML1MR2H.TML1MR2H_3 3
|
|
TML1MR2H.TML1MR2H_2 2
|
|
TML1MR2H.TML1MR2H_1 1
|
|
TML1MR2H.TML1MR2H_0 0
|
|
TML1MR2L 0x00800FF6 TML1 Measure 2 Register, Low
|
|
TML1MR2L.TML1MR2L_15 15
|
|
TML1MR2L.TML1MR2L_14 14
|
|
TML1MR2L.TML1MR2L_13 13
|
|
TML1MR2L.TML1MR2L_12 12
|
|
TML1MR2L.TML1MR2L_11 11
|
|
TML1MR2L.TML1MR2L_10 10
|
|
TML1MR2L.TML1MR2L_9 9
|
|
TML1MR2L.TML1MR2L_8 8
|
|
TML1MR2L.TML1MR2L_7 7
|
|
TML1MR2L.TML1MR2L_6 6
|
|
TML1MR2L.TML1MR2L_5 5
|
|
TML1MR2L.TML1MR2L_4 4
|
|
TML1MR2L.TML1MR2L_3 3
|
|
TML1MR2L.TML1MR2L_2 2
|
|
TML1MR2L.TML1MR2L_1 1
|
|
TML1MR2L.TML1MR2L_0 0
|
|
TML1MR1H 0x00800FF8 TML1 Measure 1 Register, High
|
|
TML1MR1H.TML1MR1H_15 15
|
|
TML1MR1H.TML1MR1H_14 14
|
|
TML1MR1H.TML1MR1H_13 13
|
|
TML1MR1H.TML1MR1H_12 12
|
|
TML1MR1H.TML1MR1H_11 11
|
|
TML1MR1H.TML1MR1H_10 10
|
|
TML1MR1H.TML1MR1H_9 9
|
|
TML1MR1H.TML1MR1H_8 8
|
|
TML1MR1H.TML1MR1H_7 7
|
|
TML1MR1H.TML1MR1H_6 6
|
|
TML1MR1H.TML1MR1H_5 5
|
|
TML1MR1H.TML1MR1H_4 4
|
|
TML1MR1H.TML1MR1H_3 3
|
|
TML1MR1H.TML1MR1H_2 2
|
|
TML1MR1H.TML1MR1H_1 1
|
|
TML1MR1H.TML1MR1H_0 0
|
|
TML1MR1L 0x00800FFA TML1 Measure 1 Register, Low
|
|
TML1MR1L.TML1MR1L_15 15
|
|
TML1MR1L.TML1MR1L_14 14
|
|
TML1MR1L.TML1MR1L_13 13
|
|
TML1MR1L.TML1MR1L_12 12
|
|
TML1MR1L.TML1MR1L_11 11
|
|
TML1MR1L.TML1MR1L_10 10
|
|
TML1MR1L.TML1MR1L_9 9
|
|
TML1MR1L.TML1MR1L_8 8
|
|
TML1MR1L.TML1MR1L_7 7
|
|
TML1MR1L.TML1MR1L_6 6
|
|
TML1MR1L.TML1MR1L_5 5
|
|
TML1MR1L.TML1MR1L_4 4
|
|
TML1MR1L.TML1MR1L_3 3
|
|
TML1MR1L.TML1MR1L_2 2
|
|
TML1MR1L.TML1MR1L_1 1
|
|
TML1MR1L.TML1MR1L_0 0
|
|
TML1MR0H 0x00800FFC TML1 Measure 0 Register, High
|
|
TML1MR0H.TML1MR0H_15 15
|
|
TML1MR0H.TML1MR0H_14 14
|
|
TML1MR0H.TML1MR0H_13 13
|
|
TML1MR0H.TML1MR0H_12 12
|
|
TML1MR0H.TML1MR0H_11 11
|
|
TML1MR0H.TML1MR0H_10 10
|
|
TML1MR0H.TML1MR0H_9 9
|
|
TML1MR0H.TML1MR0H_8 8
|
|
TML1MR0H.TML1MR0H_7 7
|
|
TML1MR0H.TML1MR0H_6 6
|
|
TML1MR0H.TML1MR0H_5 5
|
|
TML1MR0H.TML1MR0H_4 4
|
|
TML1MR0H.TML1MR0H_3 3
|
|
TML1MR0H.TML1MR0H_2 2
|
|
TML1MR0H.TML1MR0H_1 1
|
|
TML1MR0H.TML1MR0H_0 0
|
|
TML1MR0L 0x00800FFE TML1 Measure 0 Register, Low
|
|
TML1MR0L.TML1MR0L_15 15
|
|
TML1MR0L.TML1MR0L_14 14
|
|
TML1MR0L.TML1MR0L_13 13
|
|
TML1MR0L.TML1MR0L_12 12
|
|
TML1MR0L.TML1MR0L_11 11
|
|
TML1MR0L.TML1MR0L_10 10
|
|
TML1MR0L.TML1MR0L_9 9
|
|
TML1MR0L.TML1MR0L_8 8
|
|
TML1MR0L.TML1MR0L_7 7
|
|
TML1MR0L.TML1MR0L_6 6
|
|
TML1MR0L.TML1MR0L_5 5
|
|
TML1MR0L.TML1MR0L_4 4
|
|
TML1MR0L.TML1MR0L_3 3
|
|
TML1MR0L.TML1MR0L_2 2
|
|
TML1MR0L.TML1MR0L_1 1
|
|
TML1MR0L.TML1MR0L_0 0
|
|
CAN0CNT 0x00801000 CAN0 Control Register
|
|
CAN0CNT.RST 15 CAN reset
|
|
CAN0CNT.LBM 14 Loopback mode
|
|
CAN0CNT.BCM 12 BasicCAN mode
|
|
CAN0CNT.FRST 11 Forcible reset
|
|
CAN0CNT.TSP_7 7 Time stamp prescaler
|
|
CAN0CNT.TSP_6 6 Time stamp prescaler
|
|
CAN0CNT.TSR 5 Time stamp Counter reset
|
|
CAN0CNT.RBO 4 Return bus off
|
|
CAN0STAT 0x00801002 CAN0 Status Register
|
|
CAN0STAT.MSN_15 15 Message slot number
|
|
CAN0STAT.MSN_14 14 Message slot number
|
|
CAN0STAT.MSN_13 13 Message slot number
|
|
CAN0STAT.MSN_12 12 Message slot number
|
|
CAN0STAT.TSC 11 Transmit complete status
|
|
CAN0STAT.RSC 10 Receive complete status
|
|
CAN0STAT.TSB 9 Transmit status
|
|
CAN0STAT.RSB 8 Receive status
|
|
CAN0STAT.CRS 7 CAN reset status
|
|
CAN0STAT.LBS 6 Loopback status
|
|
CAN0STAT.BCS 4 BasicCAN status
|
|
CAN0STAT.CBS 3 CAN bus erro
|
|
CAN0STAT.EPS 2 Error passive status
|
|
CAN0STAT.BOS 1 Bus off status
|
|
CAN0EXTID 0x00801004 CAN0 Extension ID Register
|
|
CAN0EXTID.IDE15 15 Extended ID15
|
|
CAN0EXTID.IDE14 14 Extended ID14
|
|
CAN0EXTID.IDE13 13 Extended ID13
|
|
CAN0EXTID.IDE12 12 Extended ID12
|
|
CAN0EXTID.IDE11 11 Extended ID11
|
|
CAN0EXTID.IDE10 10 Extended ID10
|
|
CAN0EXTID.IDE9 9 Extended ID9
|
|
CAN0EXTID.IDE8 8 Extended ID8
|
|
CAN0EXTID.IDE7 7 Extended ID7
|
|
CAN0EXTID.IDE6 6 Extended ID6
|
|
CAN0EXTID.IDE5 5 Extended ID5
|
|
CAN0EXTID.IDE4 4 Extended ID4
|
|
CAN0EXTID.IDE3 3 Extended ID3
|
|
CAN0EXTID.IDE2 2 Extended ID2
|
|
CAN0EXTID.IDE1 1 Extended ID1
|
|
CAN0EXTID.IDE0 0 Extended ID0
|
|
CAN0CONF 0x00801006 CAN0 Configuration Register
|
|
CAN0CONF.SAM 11 Number of times sampled
|
|
CAN0CONF.PRB_10 10 Propagation Segment
|
|
CAN0CONF.PRB_9 9 Propagation Segment
|
|
CAN0CONF.PRB_8 8 Propagation Segment
|
|
CAN0CONF.PH1_7 7 Phase Segment1
|
|
CAN0CONF.PH1_6 6 Phase Segment1
|
|
CAN0CONF.PH1_5 5 Phase Segment1
|
|
CAN0CONF.PH2_4 4 Phase Segment2
|
|
CAN0CONF.PH2_3 3 Phase Segment2
|
|
CAN0CONF.PH2_2 2 Phase Segment2
|
|
CAN0CONF.SJW_1 1 reSynchronization Jump Width
|
|
CAN0CONF.SJW_0 0 reSynchronization Jump Width
|
|
CAN0TSTMP 0x00801008 CAN0 Time Stamp Count Register
|
|
CAN0TSTMP.CANSTMP_15 15
|
|
CAN0TSTMP.CANSTMP_14 14
|
|
CAN0TSTMP.CANSTMP_13 13
|
|
CAN0TSTMP.CANSTMP_12 12
|
|
CAN0TSTMP.CANSTMP_11 11
|
|
CAN0TSTMP.CANSTMP_10 10
|
|
CAN0TSTMP.CANSTMP_9 9
|
|
CAN0TSTMP.CANSTMP_8 8
|
|
CAN0TSTMP.CANSTMP_7 7
|
|
CAN0TSTMP.CANSTMP_6 6
|
|
CAN0TSTMP.CANSTMP_5 5
|
|
CAN0TSTMP.CANSTMP_4 4
|
|
CAN0TSTMP.CANSTMP_3 3
|
|
CAN0TSTMP.CANSTMP_2 2
|
|
CAN0TSTMP.CANSTMP_1 1
|
|
CAN0TSTMP.CANSTMP_0 0
|
|
CAN0REC 0x0080100A CAN0 Receive Error Count Register
|
|
CAN0REC.REC_7 7 Receive error counter bit 7
|
|
CAN0REC.REC_6 6 Receive error counter bit 6
|
|
CAN0REC.REC_5 5 Receive error counter bit 5
|
|
CAN0REC.REC_4 4 Receive error counter bit 4
|
|
CAN0REC.REC_3 3 Receive error counter bit 3
|
|
CAN0REC.REC_2 2 Receive error counter bit 2
|
|
CAN0REC.REC_1 1 Receive error counter bit 1
|
|
CAN0REC.REC_0 0 Receive error counter bit 0
|
|
CAN0TEC 0x0080100B CAN0 Transmit Error Count Register
|
|
CAN0TEC.TEC_15 15 Transmit error counter bit 15
|
|
CAN0TEC.TEC_14 14 Transmit error counter bit 14
|
|
CAN0TEC.TEC_13 13 Transmit error counter bit 13
|
|
CAN0TEC.TEC_12 12 Transmit error counter bit 12
|
|
CAN0TEC.TEC_11 11 Transmit error counter bit 11
|
|
CAN0TEC.TEC_10 10 Transmit error counter bit 10
|
|
CAN0TEC.TEC_9 9 Transmit error counter bit 9
|
|
CAN0TEC.TEC_8 8 Transmit error counter bit 8
|
|
CAN0SLIST 0x0080100C CAN0 Slot Interrupt Status Register
|
|
CAN0SLIST.SSB15 15 Slot 15 interrupt request status
|
|
CAN0SLIST.SSB14 14 Slot 14 interrupt request status
|
|
CAN0SLIST.SSB13 13 Slot 13 interrupt request status
|
|
CAN0SLIST.SSB12 12 Slot 12 interrupt request status
|
|
CAN0SLIST.SSB11 11 Slot 11 interrupt request status
|
|
CAN0SLIST.SSB10 10 Slot 10 interrupt request status
|
|
CAN0SLIST.SSB9 9 Slot 9 interrupt request status
|
|
CAN0SLIST.SSB8 8 Slot 8 interrupt request status
|
|
CAN0SLIST.SSB7 7 Slot 7 interrupt request status
|
|
CAN0SLIST.SSB6 6 Slot 6 interrupt request status
|
|
CAN0SLIST.SSB5 5 Slot 5 interrupt request status
|
|
CAN0SLIST.SSB4 4 Slot 4 interrupt request status
|
|
CAN0SLIST.SSB3 3 Slot 3 interrupt request status
|
|
CAN0SLIST.SSB2 2 Slot 2 interrupt request status
|
|
CAN0SLIST.SSB1 1 Slot 1 interrupt request status
|
|
CAN0SLIST.SSB0 0 Slot 0 interrupt request status
|
|
RESERVED0080100E 0x0080100E RESERVED
|
|
RESERVED0080100F 0x0080100F RESERVED
|
|
CAN0SLIMK 0x00801010 CAN0 Slot Interrupt Mask Register
|
|
CAN0SLIMK.IRB15 15 Slot 15 interrupt request mask
|
|
CAN0SLIMK.IRB14 14 Slot 14 interrupt request mask
|
|
CAN0SLIMK.IRB13 13 Slot 13 interrupt request mask
|
|
CAN0SLIMK.IRB12 12 Slot 12 interrupt request mask
|
|
CAN0SLIMK.IRB11 11 Slot 11 interrupt request mask
|
|
CAN0SLIMK.IRB10 10 Slot 10 interrupt request mask
|
|
CAN0SLIMK.IRB9 9 Slot 9 interrupt request mask
|
|
CAN0SLIMK.IRB8 8 Slot 8 interrupt request mask
|
|
CAN0SLIMK.IRB7 7 Slot 7 interrupt request mask
|
|
CAN0SLIMK.IRB6 6 Slot 6 interrupt request mask
|
|
CAN0SLIMK.IRB5 5 Slot 5 interrupt request mask
|
|
CAN0SLIMK.IRB4 4 Slot 4 interrupt request mask
|
|
CAN0SLIMK.IRB3 3 Slot 3 interrupt request mask
|
|
CAN0SLIMK.IRB2 2 Slot 2 interrupt request mask
|
|
CAN0SLIMK.IRB1 1 Slot 1 interrupt request mask
|
|
CAN0SLIMK.IRB0 0 Slot 0 interrupt request mask
|
|
RESERVED00801012 0x00801012 RESERVED
|
|
RESERVED00801013 0x00801013 RESERVED
|
|
CAN0ERIST 0x00801014 CAN0 Error Interrupt Status Register
|
|
CAN0ERIST.OIS 7 Bus off interrupt status
|
|
CAN0ERIST.PIS 6 Error passive interrupt status
|
|
CAN0ERIST.EIS 5 CAN bus error interrupt status
|
|
CAN0ERIMK 0x00801015 CAN0 Error Interrupt Mask Register
|
|
CAN0ERIMK.OIM 15 Bus off interrupt mask
|
|
CAN0ERIMK.PIM 14 Error passive interrupt mask
|
|
CAN0ERIMK.EIM 13 CAN bus error interrupt mask
|
|
CAN0BRP 0x00801016 CAN0 Baud Rate Prescaler
|
|
CAN0BRP.CANBRP_7 7
|
|
CAN0BRP.CANBRP_6 6
|
|
CAN0BRP.CANBRP_5 5
|
|
CAN0BRP.CANBRP_4 4
|
|
CAN0BRP.CANBRP_3 3
|
|
CAN0BRP.CANBRP_2 2
|
|
CAN0BRP.CANBRP_1 1
|
|
CAN0BRP.CANBRP_0 0
|
|
RESERVED00801017 0x00801017 RESERVED
|
|
RESERVED00801018 0x00801018 RESERVED
|
|
RESERVED00801019 0x00801019 RESERVED
|
|
RESERVED0080101A 0x0080101A RESERVED
|
|
RESERVED0080101B 0x0080101B RESERVED
|
|
RESERVED0080101C 0x0080101C RESERVED
|
|
RESERVED0080101D 0x0080101D RESERVED
|
|
RESERVED0080101E 0x0080101E RESERVED
|
|
RESERVED0080101F 0x0080101F RESERVED
|
|
RESERVED00801020 0x00801020 RESERVED
|
|
RESERVED00801021 0x00801021 RESERVED
|
|
RESERVED00801022 0x00801022 RESERVED
|
|
RESERVED00801023 0x00801023 RESERVED
|
|
RESERVED00801024 0x00801024 RESERVED
|
|
RESERVED00801025 0x00801025 RESERVED
|
|
RESERVED00801026 0x00801026 RESERVED
|
|
RESERVED00801027 0x00801027 RESERVED
|
|
C0GMSKS0 0x00801028 CAN0 Global Mask Register Standard ID0
|
|
C0GMSKS0.SID4M 7 standard ID4
|
|
C0GMSKS0.SID3M 6 standard ID3
|
|
C0GMSKS0.SID2M 5 standard ID2
|
|
C0GMSKS0.SID1M 4 standard ID1
|
|
C0GMSKS0.SID0M 3 standard ID0
|
|
C0GMSKS1 0x00801029 CAN0 Global Mask Register Standard ID1
|
|
C0GMSKS1.SID10M 15 standard ID10
|
|
C0GMSKS1.SID9M 14 standard ID9
|
|
C0GMSKS1.SID8M 13 standard ID8
|
|
C0GMSKS1.SID7M 12 standard ID7
|
|
C0GMSKS1.SID6M 11 standard ID6
|
|
C0GMSKS1.SID5M 10 standard ID5
|
|
C0GMSKE0 0x0080102A CAN0 Global Mask Register Extended ID0
|
|
C0GMSKE0.EID3M 7 extended ID3
|
|
C0GMSKE0.EID2M 6 extended ID2
|
|
C0GMSKE0.EID1M 5 extended ID1
|
|
C0GMSKE0.EID0M 4 extended ID0
|
|
C0GMSKE1 0x0080102B CAN0 Global Mask Register Extended ID1
|
|
C0GMSKE1.EID11M 15 extended ID11
|
|
C0GMSKE1.EID10M 14 extended ID10
|
|
C0GMSKE1.EID9M 13 extended ID9
|
|
C0GMSKE1.EID8M 12 extended ID8
|
|
C0GMSKE1.EID7M 11 extended ID7
|
|
C0GMSKE1.EID6M 10 extended ID6
|
|
C0GMSKE1.EID5M 9 extended ID5
|
|
C0GMSKE1.EID4M 8 extended ID4
|
|
C0GMSKE2 0x0080102C CAN0 Global Mask Register Extended ID2
|
|
C0GMSKE2.EID17M 7 extended ID17
|
|
C0GMSKE2.EID16M 6 extended ID16
|
|
C0GMSKE2.EID15M 5 extended ID15
|
|
C0GMSKE2.EID14M 4 extended ID14
|
|
C0GMSKE2.EID13M 3 extended ID13
|
|
C0GMSKE2.EID12M 2 extended ID12
|
|
RESERVED0080102D 0x0080102D RESERVED
|
|
RESERVED0080102E 0x0080102E RESERVED
|
|
RESERVED0080102F 0x0080102F RESERVED
|
|
C0LMSKAS0 0x00801030 CAN0 Local Mask Register A Standard ID0
|
|
C0LMSKAS0.SID4M 7 standard ID4
|
|
C0LMSKAS0.SID3M 6 standard ID3
|
|
C0LMSKAS0.SID2M 5 standard ID2
|
|
C0LMSKAS0.SID1M 4 standard ID1
|
|
C0LMSKAS0.SID0M 3 standard ID0
|
|
C0LMSKAS1 0x00801031 CAN0 Local Mask Register A Standard ID1
|
|
C0LMSKAS1.SID10M 15 standard ID10
|
|
C0LMSKAS1.SID9M 14 standard ID9
|
|
C0LMSKAS1.SID8M 13 standard ID8
|
|
C0LMSKAS1.SID7M 12 standard ID7
|
|
C0LMSKAS1.SID6M 11 standard ID6
|
|
C0LMSKAS1.SID5M 10 standard ID5
|
|
C0LMSKAE0 0x00801032 CAN0 Local Mask Register A Extended ID0
|
|
C0LMSKAE0.EID3M 7 extended ID3
|
|
C0LMSKAE0.EID2M 6 extended ID2
|
|
C0LMSKAE0.EID1M 5 extended ID1
|
|
C0LMSKAE0.EID0M 4 extended ID0
|
|
C0LMSKAE1 0x00801033 CAN0 Local Mask Register A Extended ID1
|
|
C0LMSKAE1.EID11M 15 extended ID11
|
|
C0LMSKAE1.EID10M 14 extended ID10
|
|
C0LMSKAE1.EID9M 13 extended ID9
|
|
C0LMSKAE1.EID8M 12 extended ID8
|
|
C0LMSKAE1.EID7M 11 extended ID7
|
|
C0LMSKAE1.EID6M 10 extended ID6
|
|
C0LMSKAE1.EID5M 9 extended ID5
|
|
C0LMSKAE1.EID4M 8 extended ID4
|
|
C0LMSKAE2 0x00801034 CAN0 Local Mask Register A Extended ID2
|
|
C0LMSKAE2.EID17M 7 extended ID17
|
|
C0LMSKAE2.EID16M 6 extended ID16
|
|
C0LMSKAE2.EID15M 5 extended ID15
|
|
C0LMSKAE2.EID14M 4 extended ID14
|
|
C0LMSKAE2.EID13M 3 extended ID13
|
|
C0LMSKAE2.EID12M 2 extended ID12
|
|
RESERVED00801035 0x00801035 RESERVED
|
|
RESERVED00801036 0x00801036 RESERVED
|
|
RESERVED00801037 0x00801037 RESERVED
|
|
C0LMSKBS0 0x00801038 CAN0 Local Mask Register B Standard ID0
|
|
C0LMSKBS0.SID4M 7 standard ID4
|
|
C0LMSKBS0.SID3M 6 standard ID3
|
|
C0LMSKBS0.SID2M 5 standard ID2
|
|
C0LMSKBS0.SID1M 4 standard ID1
|
|
C0LMSKBS0.SID0M 3 standard ID0
|
|
C0LMSKBS1 0x00801039 CAN0 Local Mask Register B Standard ID1
|
|
C0LMSKBS1.SID10M 15 standard ID10
|
|
C0LMSKBS1.SID9M 14 standard ID9
|
|
C0LMSKBS1.SID8M 13 standard ID8
|
|
C0LMSKBS1.SID7M 12 standard ID7
|
|
C0LMSKBS1.SID6M 11 standard ID6
|
|
C0LMSKBS1.SID5M 10 standard ID5
|
|
C0LMSKBE0 0x0080103A CAN0 Local Mask Register B Extended ID0
|
|
C0LMSKBE0.EID3M 7 extended ID3
|
|
C0LMSKBE0.EID2M 6 extended ID2
|
|
C0LMSKBE0.EID1M 5 extended ID1
|
|
C0LMSKBE0.EID0M 4 extended ID0
|
|
C0LMSKBE1 0x0080103B CAN0 Local Mask Register B Extended ID1
|
|
C0LMSKBE1.EID11M 15 extended ID11
|
|
C0LMSKBE1.EID10M 14 extended ID10
|
|
C0LMSKBE1.EID9M 13 extended ID9
|
|
C0LMSKBE1.EID8M 12 extended ID8
|
|
C0LMSKBE1.EID7M 11 extended ID7
|
|
C0LMSKBE1.EID6M 10 extended ID6
|
|
C0LMSKBE1.EID5M 9 extended ID5
|
|
C0LMSKBE1.EID4M 8 extended ID4
|
|
C0LMSKBE2 0x0080103C CAN0 Local Mask Register B Extended ID2
|
|
C0LMSKBE2.EID17M 7 extended ID17
|
|
C0LMSKBE2.EID16M 6 extended ID16
|
|
C0LMSKBE2.EID15M 5 extended ID15
|
|
C0LMSKBE2.EID14M 4 extended ID14
|
|
C0LMSKBE2.EID13M 3 extended ID13
|
|
C0LMSKBE2.EID12M 2 extended ID12
|
|
RESERVED0080103D 0x0080103D RESERVED
|
|
RESERVED0080103E 0x0080103E RESERVED
|
|
RESERVED0080103F 0x0080103F RESERVED
|
|
RESERVED00801040 0x00801040 RESERVED
|
|
RESERVED00801041 0x00801041 RESERVED
|
|
RESERVED00801042 0x00801042 RESERVED
|
|
RESERVED00801043 0x00801043 RESERVED
|
|
RESERVED00801044 0x00801044 RESERVED
|
|
RESERVED00801045 0x00801045 RESERVED
|
|
RESERVED00801046 0x00801046 RESERVED
|
|
RESERVED00801047 0x00801047 RESERVED
|
|
RESERVED00801048 0x00801048 RESERVED
|
|
RESERVED00801049 0x00801049 RESERVED
|
|
RESERVED0080104A 0x0080104A RESERVED
|
|
RESERVED0080104B 0x0080104B RESERVED
|
|
RESERVED0080104C 0x0080104C RESERVED
|
|
RESERVED0080104D 0x0080104D RESERVED
|
|
RESERVED0080104E 0x0080104E RESERVED
|
|
RESERVED0080104F 0x0080104F RESERVED
|
|
C0MSL0CNT 0x00801050 CAN0 Message Slot 0 Control Register
|
|
C0MSL0CNT.TRFIN 7 Transmit/receive complete
|
|
C0MSL0CNT.TRSTAT 6 Transmit/receive status
|
|
C0MSL0CNT.ML 5 Message slot
|
|
C0MSL0CNT.RA 4 Remote active
|
|
C0MSL0CNT.RL 3 Automatic response inhibit
|
|
C0MSL0CNT.RM 2 Remote
|
|
C0MSL0CNT.RR 1 Receive request
|
|
C0MSL0CNT.TR 0 Transmit request
|
|
C0MSL1CNT 0x00801051 CAN0 Message Slot 1 Control Register
|
|
C0MSL1CNT.TRFIN 15 Transmit/receive complete
|
|
C0MSL1CNT.TRSTAT 14 Transmit/receive status
|
|
C0MSL1CNT.ML 13 Message slot
|
|
C0MSL1CNT.RA 12 Remote active
|
|
C0MSL1CNT.RL 11 Automatic response inhibit
|
|
C0MSL1CNT.RM 10 Remote
|
|
C0MSL1CNT.RR 9 Receive request
|
|
C0MSL1CNT.TR 8 Transmit request
|
|
C0MSL2CNT 0x00801052 CAN0 Message Slot 2 Control Register
|
|
C0MSL2CNT.TRFIN 7 Transmit/receive complete
|
|
C0MSL2CNT.TRSTAT 6 Transmit/receive status
|
|
C0MSL2CNT.ML 5 Message slot
|
|
C0MSL2CNT.RA 4 Remote active
|
|
C0MSL2CNT.RL 3 Automatic response inhibit
|
|
C0MSL2CNT.RM 2 Remote
|
|
C0MSL2CNT.RR 1 Receive request
|
|
C0MSL2CNT.TR 0 Transmit request
|
|
C0MSL3CNT 0x00801053 CAN0 Message Slot 3 Control Register
|
|
C0MSL3CNT.TRFIN 15 Transmit/receive complete
|
|
C0MSL3CNT.TRSTAT 14 Transmit/receive status
|
|
C0MSL3CNT.ML 13 Message slot
|
|
C0MSL3CNT.RA 12 Remote active
|
|
C0MSL3CNT.RL 11 Automatic response inhibit
|
|
C0MSL3CNT.RM 10 Remote
|
|
C0MSL3CNT.RR 9 Receive request
|
|
C0MSL3CNT.TR 8 Transmit request
|
|
C0MSL4CNT 0x00801054 CAN0 Message Slot 4 Control Register
|
|
C0MSL4CNT.TRFIN 7 Transmit/receive complete
|
|
C0MSL4CNT.TRSTAT 6 Transmit/receive status
|
|
C0MSL4CNT.ML 5 Message slot
|
|
C0MSL4CNT.RA 4 Remote active
|
|
C0MSL4CNT.RL 3 Automatic response inhibit
|
|
C0MSL4CNT.RM 2 Remote
|
|
C0MSL4CNT.RR 1 Receive request
|
|
C0MSL4CNT.TR 0 Transmit request
|
|
C0MSL5CNT 0x00801055 CAN0 Message Slot 5 Control Register
|
|
C0MSL5CNT.TRFIN 15 Transmit/receive complete
|
|
C0MSL5CNT.TRSTAT 14 Transmit/receive status
|
|
C0MSL5CNT.ML 13 Message slot
|
|
C0MSL5CNT.RA 12 Remote active
|
|
C0MSL5CNT.RL 11 Automatic response inhibit
|
|
C0MSL5CNT.RM 10 Remote
|
|
C0MSL5CNT.RR 9 Receive request
|
|
C0MSL5CNT.TR 8 Transmit request
|
|
C0MSL6CNT 0x00801056 CAN0 Message Slot 6 Control Register
|
|
C0MSL6CNT.TRFIN 7 Transmit/receive complete
|
|
C0MSL6CNT.TRSTAT 6 Transmit/receive status
|
|
C0MSL6CNT.ML 5 Message slot
|
|
C0MSL6CNT.RA 4 Remote active
|
|
C0MSL6CNT.RL 3 Automatic response inhibit
|
|
C0MSL6CNT.RM 2 Remote
|
|
C0MSL6CNT.RR 1 Receive request
|
|
C0MSL6CNT.TR 0 Transmit request
|
|
C0MSL7CNT 0x00801057 CAN0 Message Slot 7 Control Register
|
|
C0MSL7CNT.TRFIN 15 Transmit/receive complete
|
|
C0MSL7CNT.TRSTAT 14 Transmit/receive status
|
|
C0MSL7CNT.ML 13 Message slot
|
|
C0MSL7CNT.RA 12 Remote active
|
|
C0MSL7CNT.RL 11 Automatic response inhibit
|
|
C0MSL7CNT.RM 10 Remote
|
|
C0MSL7CNT.RR 9 Receive request
|
|
C0MSL7CNT.TR 8 Transmit request
|
|
C0MSL8CNT 0x00801058 CAN0 Message Slot 8 Control Register
|
|
C0MSL8CNT.TRFIN 7 Transmit/receive complete
|
|
C0MSL8CNT.TRSTAT 6 Transmit/receive status
|
|
C0MSL8CNT.ML 5 Message slot
|
|
C0MSL8CNT.RA 4 Remote active
|
|
C0MSL8CNT.RL 3 Automatic response inhibit
|
|
C0MSL8CNT.RM 2 Remote
|
|
C0MSL8CNT.RR 1 Receive request
|
|
C0MSL8CNT.TR 0 Transmit request
|
|
C0MSL9CNT 0x00801059 CAN0 Message Slot 9 Control Register
|
|
C0MSL9CNT.TRFIN 15 Transmit/receive complete
|
|
C0MSL9CNT.TRSTAT 14 Transmit/receive status
|
|
C0MSL9CNT.ML 13 Message slot
|
|
C0MSL9CNT.RA 12 Remote active
|
|
C0MSL9CNT.RL 11 Automatic response inhibit
|
|
C0MSL9CNT.RM 10 Remote
|
|
C0MSL9CNT.RR 9 Receive request
|
|
C0MSL9CNT.TR 8 Transmit request
|
|
C0MSL10CNT 0x0080105A CAN0 Message Slot 10 Control Register
|
|
C0MSL10CNT.TRFIN 7 Transmit/receive complete
|
|
C0MSL10CNT.TRSTAT 6 Transmit/receive status
|
|
C0MSL10CNT.ML 5 Message slot
|
|
C0MSL10CNT.RA 4 Remote active
|
|
C0MSL10CNT.RL 3 Automatic response inhibit
|
|
C0MSL10CNT.RM 2 Remote
|
|
C0MSL10CNT.RR 1 Receive request
|
|
C0MSL10CNT.TR 0 Transmit request
|
|
C0MSL11CNT 0x0080105B CAN0 Message Slot 11 Control Register
|
|
C0MSL11CNT.TRFIN 15 Transmit/receive complete
|
|
C0MSL11CNT.TRSTAT 14 Transmit/receive status
|
|
C0MSL11CNT.ML 13 Message slot
|
|
C0MSL11CNT.RA 12 Remote active
|
|
C0MSL11CNT.RL 11 Automatic response inhibit
|
|
C0MSL11CNT.RM 10 Remote
|
|
C0MSL11CNT.RR 9 Receive request
|
|
C0MSL11CNT.TR 8 Transmit request
|
|
C0MSL12CNT 0x0080105C CAN0 Message Slot 12 Control Register
|
|
C0MSL12CNT.TRFIN 7 Transmit/receive complete
|
|
C0MSL12CNT.TRSTAT 6 Transmit/receive status
|
|
C0MSL12CNT.ML 5 Message slot
|
|
C0MSL12CNT.RA 4 Remote active
|
|
C0MSL12CNT.RL 3 Automatic response inhibit
|
|
C0MSL12CNT.RM 2 Remote
|
|
C0MSL12CNT.RR 1 Receive request
|
|
C0MSL12CNT.TR 0 Transmit request
|
|
C0MSL13CNT 0x0080105D CAN0 Message Slot 13 Control Register
|
|
C0MSL13CNT.TRFIN 15 Transmit/receive complete
|
|
C0MSL13CNT.TRSTAT 14 Transmit/receive status
|
|
C0MSL13CNT.ML 13 Message slot
|
|
C0MSL13CNT.RA 12 Remote active
|
|
C0MSL13CNT.RL 11 Automatic response inhibit
|
|
C0MSL13CNT.RM 10 Remote
|
|
C0MSL13CNT.RR 9 Receive request
|
|
C0MSL13CNT.TR 8 Transmit request
|
|
C0MSL14CNT 0x0080105E CAN0 Message Slot 14 Control Register
|
|
C0MSL14CNT.TRFIN 7 Transmit/receive complete
|
|
C0MSL14CNT.TRSTAT 6 Transmit/receive status
|
|
C0MSL14CNT.ML 5 Message slot
|
|
C0MSL14CNT.RA 4 Remote active
|
|
C0MSL14CNT.RL 3 Automatic response inhibit
|
|
C0MSL14CNT.RM 2 Remote
|
|
C0MSL14CNT.RR 1 Receive request
|
|
C0MSL14CNT.TR 0 Transmit request
|
|
C0MSL15CNT 0x0080105F CAN0 Message Slot 15 Control Register
|
|
C0MSL15CNT.TRFIN 15 Transmit/receive complete
|
|
C0MSL15CNT.TRSTAT 14 Transmit/receive status
|
|
C0MSL15CNT.ML 13 Message slot
|
|
C0MSL15CNT.RA 12 Remote active
|
|
C0MSL15CNT.RL 11 Automatic response inhibit
|
|
C0MSL15CNT.RM 10 Remote
|
|
C0MSL15CNT.RR 9 Receive request
|
|
C0MSL15CNT.TR 8 Transmit request
|
|
C0MSL0SID0 0x00801100 CAN0 Message Slot 0 Standard ID0
|
|
C0MSL0SID0.SID4 7 standard ID4
|
|
C0MSL0SID0.SID3 6 standard ID3
|
|
C0MSL0SID0.SID2 5 standard ID2
|
|
C0MSL0SID0.SID1 4 standard ID1
|
|
C0MSL0SID0.SID0 3 standard ID0
|
|
C0MSL0SID1 0x00801101 CAN0 Message Slot 0 Standard ID1
|
|
C0MSL0SID1.SID10 15 standard ID10
|
|
C0MSL0SID1.SID9 14 standard ID9
|
|
C0MSL0SID1.SID8 13 standard ID8
|
|
C0MSL0SID1.SID7 12 standard ID7
|
|
C0MSL0SID1.SID6 11 standard ID6
|
|
C0MSL0SID1.SID5 10 standard ID5
|
|
C0MSL0EID0 0x00801102 CAN0 Message Slot 0 Extended ID0
|
|
C0MSL0EID0.EID3 7 extended ID3
|
|
C0MSL0EID0.EID2 6 extended ID2
|
|
C0MSL0EID0.EID1 5 extended ID1
|
|
C0MSL0EID0.EID0 4 extended ID0
|
|
C0MSL0EID1 0x00801103 CAN0 Message Slot 0 Extended ID1
|
|
C0MSL0EID1.EID11 15 extended ID11
|
|
C0MSL0EID1.EID10 14 extended ID10
|
|
C0MSL0EID1.EID9 13 extended ID9
|
|
C0MSL0EID1.EID8 12 extended ID8
|
|
C0MSL0EID1.EID7 11 extended ID7
|
|
C0MSL0EID1.EID6 10 extended ID6
|
|
C0MSL0EID1.EID5 9 extended ID5
|
|
C0MSL0EID1.EID4 8 extended ID4
|
|
C0MSL0EID2 0x00801104 CAN0 Message Slot 0 Extended ID2
|
|
C0MSL0EID2.EID17 7 extended ID17
|
|
C0MSL0EID2.EID16 6 extended ID16
|
|
C0MSL0EID2.EID15 5 extended ID15
|
|
C0MSL0EID2.EID14 4 extended ID14
|
|
C0MSL0EID2.EID13 3 extended ID13
|
|
C0MSL0EID2.EID12 2 extended ID12
|
|
C0MSL0DLC 0x00801105 CAN0 Message Slot 0 Data Length Register
|
|
C0MSL0DLC.DLC3 15 Sets data length
|
|
C0MSL0DLC.DLC2 14 Sets data length
|
|
C0MSL0DLC.DLC1 13 Sets data length
|
|
C0MSL0DLC.DLC0 12 Sets data length
|
|
C0MSL0DT0 0x00801106 CAN0 Message Slot 0 Data 0
|
|
C0MSL0DT0.C0MSL0DT0_7 7
|
|
C0MSL0DT0.C0MSL0DT0_6 6
|
|
C0MSL0DT0.C0MSL0DT0_5 5
|
|
C0MSL0DT0.C0MSL0DT0_4 4
|
|
C0MSL0DT0.C0MSL0DT0_3 3
|
|
C0MSL0DT0.C0MSL0DT0_2 2
|
|
C0MSL0DT0.C0MSL0DT0_1 1
|
|
C0MSL0DT0.C0MSL0DT0_0 0
|
|
C0MSL0DT1 0x00801107 CAN0 Message Slot 0 Data 1
|
|
C0MSL0DT1.C0MSL0DT1_15 15
|
|
C0MSL0DT1.C0MSL0DT1_14 14
|
|
C0MSL0DT1.C0MSL0DT1_13 13
|
|
C0MSL0DT1.C0MSL0DT1_12 12
|
|
C0MSL0DT1.C0MSL0DT1_11 11
|
|
C0MSL0DT1.C0MSL0DT1_10 10
|
|
C0MSL0DT1.C0MSL0DT1_9 9
|
|
C0MSL0DT1.C0MSL0DT1_8 8
|
|
C0MSL0DT2 0x00801108 CAN0 Message Slot 0 Data 2
|
|
C0MSL0DT2.C0MSL0DT2_7 7
|
|
C0MSL0DT2.C0MSL0DT2_6 6
|
|
C0MSL0DT2.C0MSL0DT2_5 5
|
|
C0MSL0DT2.C0MSL0DT2_4 4
|
|
C0MSL0DT2.C0MSL0DT2_3 3
|
|
C0MSL0DT2.C0MSL0DT2_2 2
|
|
C0MSL0DT2.C0MSL0DT2_1 1
|
|
C0MSL0DT2.C0MSL0DT2_0 0
|
|
C0MSL0DT3 0x00801109 CAN0 Message Slot 0 Data 3
|
|
C0MSL0DT3.C0MSL0DT3_15 15
|
|
C0MSL0DT3.C0MSL0DT3_14 14
|
|
C0MSL0DT3.C0MSL0DT3_13 13
|
|
C0MSL0DT3.C0MSL0DT3_12 12
|
|
C0MSL0DT3.C0MSL0DT3_11 11
|
|
C0MSL0DT3.C0MSL0DT3_10 10
|
|
C0MSL0DT3.C0MSL0DT3_9 9
|
|
C0MSL0DT3.C0MSL0DT3_8 8
|
|
C0MSL0DT4 0x0080110A CAN0 Message Slot 0 Data 4
|
|
C0MSL0DT4.C0MSL0DT4_7 7
|
|
C0MSL0DT4.C0MSL0DT4_6 6
|
|
C0MSL0DT4.C0MSL0DT4_5 5
|
|
C0MSL0DT4.C0MSL0DT4_4 4
|
|
C0MSL0DT4.C0MSL0DT4_3 3
|
|
C0MSL0DT4.C0MSL0DT4_2 2
|
|
C0MSL0DT4.C0MSL0DT4_1 1
|
|
C0MSL0DT4.C0MSL0DT4_0 0
|
|
C0MSL0DT5 0x0080110B CAN0 Message Slot 0 Data 5
|
|
C0MSL0DT5.C0MSL0DT5_15 15
|
|
C0MSL0DT5.C0MSL0DT5_14 14
|
|
C0MSL0DT5.C0MSL0DT5_13 13
|
|
C0MSL0DT5.C0MSL0DT5_12 12
|
|
C0MSL0DT5.C0MSL0DT5_11 11
|
|
C0MSL0DT5.C0MSL0DT5_10 10
|
|
C0MSL0DT5.C0MSL0DT5_9 9
|
|
C0MSL0DT5.C0MSL0DT5_8 8
|
|
C0MSL0DT6 0x0080110C CAN0 Message Slot 0 Data 6
|
|
C0MSL0DT6.C0MSL0DT6_7 7
|
|
C0MSL0DT6.C0MSL0DT6_6 6
|
|
C0MSL0DT6.C0MSL0DT6_5 5
|
|
C0MSL0DT6.C0MSL0DT6_4 4
|
|
C0MSL0DT6.C0MSL0DT6_3 3
|
|
C0MSL0DT6.C0MSL0DT6_2 2
|
|
C0MSL0DT6.C0MSL0DT6_1 1
|
|
C0MSL0DT6.C0MSL0DT6_0 0
|
|
C0MSL0DT7 0x0080110D CAN0 Message Slot 0 Data 7
|
|
C0MSL0DT7.C0MSL0DT7_15 15
|
|
C0MSL0DT7.C0MSL0DT7_14 14
|
|
C0MSL0DT7.C0MSL0DT7_13 13
|
|
C0MSL0DT7.C0MSL0DT7_12 12
|
|
C0MSL0DT7.C0MSL0DT7_11 11
|
|
C0MSL0DT7.C0MSL0DT7_10 10
|
|
C0MSL0DT7.C0MSL0DT7_9 9
|
|
C0MSL0DT7.C0MSL0DT7_8 8
|
|
C0MSL0TSP 0x0080110E CAN0 Message Slot 0 Time Stamp
|
|
C0MSL0TSP.C0MSL0TSP_15 15
|
|
C0MSL0TSP.C0MSL0TSP_14 14
|
|
C0MSL0TSP.C0MSL0TSP_13 13
|
|
C0MSL0TSP.C0MSL0TSP_12 12
|
|
C0MSL0TSP.C0MSL0TSP_11 11
|
|
C0MSL0TSP.C0MSL0TSP_10 10
|
|
C0MSL0TSP.C0MSL0TSP_9 9
|
|
C0MSL0TSP.C0MSL0TSP_8 8
|
|
C0MSL0TSP.C0MSL0TSP_7 7
|
|
C0MSL0TSP.C0MSL0TSP_6 6
|
|
C0MSL0TSP.C0MSL0TSP_5 5
|
|
C0MSL0TSP.C0MSL0TSP_4 4
|
|
C0MSL0TSP.C0MSL0TSP_3 3
|
|
C0MSL0TSP.C0MSL0TSP_2 2
|
|
C0MSL0TSP.C0MSL0TSP_1 1
|
|
C0MSL0TSP.C0MSL0TSP_0 0
|
|
C0MSL1SID0 0x00801110 CAN0 Message Slot 1 Standard ID0
|
|
C0MSL1SID0.SID4 7 standard ID4
|
|
C0MSL1SID0.SID3 6 standard ID3
|
|
C0MSL1SID0.SID2 5 standard ID2
|
|
C0MSL1SID0.SID1 4 standard ID1
|
|
C0MSL1SID0.SID0 3 standard ID0
|
|
C0MSL1SID1 0x00801111 CAN0 Message Slot 1 Standard ID1
|
|
C0MSL1SID1.SID10 15 standard ID10
|
|
C0MSL1SID1.SID9 14 standard ID9
|
|
C0MSL1SID1.SID8 13 standard ID8
|
|
C0MSL1SID1.SID7 12 standard ID7
|
|
C0MSL1SID1.SID6 11 standard ID6
|
|
C0MSL1SID1.SID5 10 standard ID5
|
|
C0MSL1EID0 0x00801112 CAN0 Message Slot 1 Extended ID0
|
|
C0MSL1EID0.EID3 7 extended ID3
|
|
C0MSL1EID0.EID2 6 extended ID2
|
|
C0MSL1EID0.EID1 5 extended ID1
|
|
C0MSL1EID0.EID0 4 extended ID0
|
|
C0MSL1EID1 0x00801113 CAN0 Message Slot 1 Extended ID1
|
|
C0MSL1EID1.EID11 15 extended ID11
|
|
C0MSL1EID1.EID10 14 extended ID10
|
|
C0MSL1EID1.EID9 13 extended ID9
|
|
C0MSL1EID1.EID8 12 extended ID8
|
|
C0MSL1EID1.EID7 11 extended ID7
|
|
C0MSL1EID1.EID6 10 extended ID6
|
|
C0MSL1EID1.EID5 9 extended ID5
|
|
C0MSL1EID1.EID4 8 extended ID4
|
|
C0MSL1EID2 0x00801114 CAN0 Message Slot 1 Extended ID2
|
|
C0MSL1EID2.EID17 7 extended ID17
|
|
C0MSL1EID2.EID16 6 extended ID16
|
|
C0MSL1EID2.EID15 5 extended ID15
|
|
C0MSL1EID2.EID14 4 extended ID14
|
|
C0MSL1EID2.EID13 3 extended ID13
|
|
C0MSL1EID2.EID12 2 extended ID12
|
|
C0MSL1DLC 0x00801115 CAN0 Message Slot 1 Data Length Register
|
|
C0MSL1DLC.DLC3 15 Sets data length
|
|
C0MSL1DLC.DLC2 14 Sets data length
|
|
C0MSL1DLC.DLC1 13 Sets data length
|
|
C0MSL1DLC.DLC0 12 Sets data length
|
|
C0MSL1DT0 0x00801116 CAN0 Message Slot 1 Data 0
|
|
C0MSL1DT0.C0MSL1DT0_7 7
|
|
C0MSL1DT0.C0MSL1DT0_6 6
|
|
C0MSL1DT0.C0MSL1DT0_5 5
|
|
C0MSL1DT0.C0MSL1DT0_4 4
|
|
C0MSL1DT0.C0MSL1DT0_3 3
|
|
C0MSL1DT0.C0MSL1DT0_2 2
|
|
C0MSL1DT0.C0MSL1DT0_1 1
|
|
C0MSL1DT0.C0MSL1DT0_0 0
|
|
C0MSL1DT1 0x00801117 CAN0 Message Slot 1 Data 1
|
|
C0MSL1DT1.C0MSL1DT1_15 15
|
|
C0MSL1DT1.C0MSL1DT1_14 14
|
|
C0MSL1DT1.C0MSL1DT1_13 13
|
|
C0MSL1DT1.C0MSL1DT1_12 12
|
|
C0MSL1DT1.C0MSL1DT1_11 11
|
|
C0MSL1DT1.C0MSL1DT1_10 10
|
|
C0MSL1DT1.C0MSL1DT1_9 9
|
|
C0MSL1DT1.C0MSL1DT1_8 8
|
|
C0MSL1DT2 0x00801118 CAN0 Message Slot 1 Data 2
|
|
C0MSL1DT2.C0MSL1DT2_7 7
|
|
C0MSL1DT2.C0MSL1DT2_6 6
|
|
C0MSL1DT2.C0MSL1DT2_5 5
|
|
C0MSL1DT2.C0MSL1DT2_4 4
|
|
C0MSL1DT2.C0MSL1DT2_3 3
|
|
C0MSL1DT2.C0MSL1DT2_2 2
|
|
C0MSL1DT2.C0MSL1DT2_1 1
|
|
C0MSL1DT2.C0MSL1DT2_0 0
|
|
C0MSL1DT3 0x00801119 CAN0 Message Slot 1 Data 3
|
|
C0MSL1DT3.C0MSL1DT3_15 15
|
|
C0MSL1DT3.C0MSL1DT3_14 14
|
|
C0MSL1DT3.C0MSL1DT3_13 13
|
|
C0MSL1DT3.C0MSL1DT3_12 12
|
|
C0MSL1DT3.C0MSL1DT3_11 11
|
|
C0MSL1DT3.C0MSL1DT3_10 10
|
|
C0MSL1DT3.C0MSL1DT3_9 9
|
|
C0MSL1DT3.C0MSL1DT3_8 8
|
|
C0MSL1DT4 0x0080111A CAN0 Message Slot 1 Data 4
|
|
C0MSL1DT4.C0MSL1DT4_7 7
|
|
C0MSL1DT4.C0MSL1DT4_6 6
|
|
C0MSL1DT4.C0MSL1DT4_5 5
|
|
C0MSL1DT4.C0MSL1DT4_4 4
|
|
C0MSL1DT4.C0MSL1DT4_3 3
|
|
C0MSL1DT4.C0MSL1DT4_2 2
|
|
C0MSL1DT4.C0MSL1DT4_1 1
|
|
C0MSL1DT4.C0MSL1DT4_0 0
|
|
C0MSL1DT5 0x0080111B CAN0 Message Slot 1 Data 5
|
|
C0MSL1DT5.C0MSL1DT5_15 15
|
|
C0MSL1DT5.C0MSL1DT5_14 14
|
|
C0MSL1DT5.C0MSL1DT5_13 13
|
|
C0MSL1DT5.C0MSL1DT5_12 12
|
|
C0MSL1DT5.C0MSL1DT5_11 11
|
|
C0MSL1DT5.C0MSL1DT5_10 10
|
|
C0MSL1DT5.C0MSL1DT5_9 9
|
|
C0MSL1DT5.C0MSL1DT5_8 8
|
|
C0MSL1DT6 0x0080111C CAN0 Message Slot 1 Data 6
|
|
C0MSL1DT6.C0MSL1DT6_7 7
|
|
C0MSL1DT6.C0MSL1DT6_6 6
|
|
C0MSL1DT6.C0MSL1DT6_5 5
|
|
C0MSL1DT6.C0MSL1DT6_4 4
|
|
C0MSL1DT6.C0MSL1DT6_3 3
|
|
C0MSL1DT6.C0MSL1DT6_2 2
|
|
C0MSL1DT6.C0MSL1DT6_1 1
|
|
C0MSL1DT6.C0MSL1DT6_0 0
|
|
C0MSL1DT7 0x0080111D CAN0 Message Slot 1 Data 7
|
|
C0MSL1DT7.C0MSL1DT7_15 15
|
|
C0MSL1DT7.C0MSL1DT7_14 14
|
|
C0MSL1DT7.C0MSL1DT7_13 13
|
|
C0MSL1DT7.C0MSL1DT7_12 12
|
|
C0MSL1DT7.C0MSL1DT7_11 11
|
|
C0MSL1DT7.C0MSL1DT7_10 10
|
|
C0MSL1DT7.C0MSL1DT7_9 9
|
|
C0MSL1DT7.C0MSL1DT7_8 8
|
|
C0MSL1TSP 0x0080111E CAN0 Message Slot 1 Time Stamp
|
|
C0MSL1TSP.C0MSL1TSP_15 15
|
|
C0MSL1TSP.C0MSL1TSP_14 14
|
|
C0MSL1TSP.C0MSL1TSP_13 13
|
|
C0MSL1TSP.C0MSL1TSP_12 12
|
|
C0MSL1TSP.C0MSL1TSP_11 11
|
|
C0MSL1TSP.C0MSL1TSP_10 10
|
|
C0MSL1TSP.C0MSL1TSP_9 9
|
|
C0MSL1TSP.C0MSL1TSP_8 8
|
|
C0MSL1TSP.C0MSL1TSP_7 7
|
|
C0MSL1TSP.C0MSL1TSP_6 6
|
|
C0MSL1TSP.C0MSL1TSP_5 5
|
|
C0MSL1TSP.C0MSL1TSP_4 4
|
|
C0MSL1TSP.C0MSL1TSP_3 3
|
|
C0MSL1TSP.C0MSL1TSP_2 2
|
|
C0MSL1TSP.C0MSL1TSP_1 1
|
|
C0MSL1TSP.C0MSL1TSP_0 0
|
|
C0MSL2SID0 0x00801120 CAN0 Message Slot 2 Standard ID0
|
|
C0MSL2SID0.SID4 7 standard ID4
|
|
C0MSL2SID0.SID3 6 standard ID3
|
|
C0MSL2SID0.SID2 5 standard ID2
|
|
C0MSL2SID0.SID1 4 standard ID1
|
|
C0MSL2SID0.SID0 3 standard ID0
|
|
C0MSL2SID1 0x00801121 CAN0 Message Slot 2 Standard ID1
|
|
C0MSL2SID1.SID10 15 standard ID10
|
|
C0MSL2SID1.SID9 14 standard ID9
|
|
C0MSL2SID1.SID8 13 standard ID8
|
|
C0MSL2SID1.SID7 12 standard ID7
|
|
C0MSL2SID1.SID6 11 standard ID6
|
|
C0MSL2SID1.SID5 10 standard ID5
|
|
C0MSL2EID0 0x00801122 CAN0 Message Slot 2 Extended ID0
|
|
C0MSL2EID0.EID3 7 extended ID3
|
|
C0MSL2EID0.EID2 6 extended ID2
|
|
C0MSL2EID0.EID1 5 extended ID1
|
|
C0MSL2EID0.EID0 4 extended ID0
|
|
C0MSL2EID1 0x00801123 CAN0 Message Slot 2 Extended ID1
|
|
C0MSL2EID1.EID11 15 extended ID11
|
|
C0MSL2EID1.EID10 14 extended ID10
|
|
C0MSL2EID1.EID9 13 extended ID9
|
|
C0MSL2EID1.EID8 12 extended ID8
|
|
C0MSL2EID1.EID7 11 extended ID7
|
|
C0MSL2EID1.EID6 10 extended ID6
|
|
C0MSL2EID1.EID5 9 extended ID5
|
|
C0MSL2EID1.EID4 8 extended ID4
|
|
C0MSL2EID2 0x00801124 CAN0 Message Slot 2 Extended ID2
|
|
C0MSL2EID2.EID17 7 extended ID17
|
|
C0MSL2EID2.EID16 6 extended ID16
|
|
C0MSL2EID2.EID15 5 extended ID15
|
|
C0MSL2EID2.EID14 4 extended ID14
|
|
C0MSL2EID2.EID13 3 extended ID13
|
|
C0MSL2EID2.EID12 2 extended ID12
|
|
C0MSL2DLC 0x00801125 CAN0 Message Slot 2 Data Length Register
|
|
C0MSL2DLC.DLC3 15 Sets data length
|
|
C0MSL2DLC.DLC2 14 Sets data length
|
|
C0MSL2DLC.DLC1 13 Sets data length
|
|
C0MSL2DLC.DLC0 12 Sets data length
|
|
C0MSL2DT0 0x00801126 CAN0 Message Slot 2 Data 0
|
|
C0MSL2DT0.C0MSL2DT0_7 7
|
|
C0MSL2DT0.C0MSL2DT0_6 6
|
|
C0MSL2DT0.C0MSL2DT0_5 5
|
|
C0MSL2DT0.C0MSL2DT0_4 4
|
|
C0MSL2DT0.C0MSL2DT0_3 3
|
|
C0MSL2DT0.C0MSL2DT0_2 2
|
|
C0MSL2DT0.C0MSL2DT0_1 1
|
|
C0MSL2DT0.C0MSL2DT0_0 0
|
|
C0MSL2DT1 0x00801127 CAN0 Message Slot 2 Data 1
|
|
C0MSL2DT1.C0MSL2DT1_15 15
|
|
C0MSL2DT1.C0MSL2DT1_14 14
|
|
C0MSL2DT1.C0MSL2DT1_13 13
|
|
C0MSL2DT1.C0MSL2DT1_12 12
|
|
C0MSL2DT1.C0MSL2DT1_11 11
|
|
C0MSL2DT1.C0MSL2DT1_10 10
|
|
C0MSL2DT1.C0MSL2DT1_9 9
|
|
C0MSL2DT1.C0MSL2DT1_8 8
|
|
C0MSL2DT2 0x00801128 CAN0 Message Slot 2 Data 2
|
|
C0MSL2DT2.C0MSL2DT2_7 7
|
|
C0MSL2DT2.C0MSL2DT2_6 6
|
|
C0MSL2DT2.C0MSL2DT2_5 5
|
|
C0MSL2DT2.C0MSL2DT2_4 4
|
|
C0MSL2DT2.C0MSL2DT2_3 3
|
|
C0MSL2DT2.C0MSL2DT2_2 2
|
|
C0MSL2DT2.C0MSL2DT2_1 1
|
|
C0MSL2DT2.C0MSL2DT2_0 0
|
|
C0MSL2DT3 0x00801129 CAN0 Message Slot 2 Data 3
|
|
C0MSL2DT3.C0MSL2DT3_15 15
|
|
C0MSL2DT3.C0MSL2DT3_14 14
|
|
C0MSL2DT3.C0MSL2DT3_13 13
|
|
C0MSL2DT3.C0MSL2DT3_12 12
|
|
C0MSL2DT3.C0MSL2DT3_11 11
|
|
C0MSL2DT3.C0MSL2DT3_10 10
|
|
C0MSL2DT3.C0MSL2DT3_9 9
|
|
C0MSL2DT3.C0MSL2DT3_8 8
|
|
C0MSL2DT4 0x0080112A CAN0 Message Slot 2 Data 4
|
|
C0MSL2DT4.C0MSL2DT4_7 7
|
|
C0MSL2DT4.C0MSL2DT4_6 6
|
|
C0MSL2DT4.C0MSL2DT4_5 5
|
|
C0MSL2DT4.C0MSL2DT4_4 4
|
|
C0MSL2DT4.C0MSL2DT4_3 3
|
|
C0MSL2DT4.C0MSL2DT4_2 2
|
|
C0MSL2DT4.C0MSL2DT4_1 1
|
|
C0MSL2DT4.C0MSL2DT4_0 0
|
|
C0MSL2DT5 0x0080112B CAN0 Message Slot 2 Data 5
|
|
C0MSL2DT5.C0MSL2DT5_15 15
|
|
C0MSL2DT5.C0MSL2DT5_14 14
|
|
C0MSL2DT5.C0MSL2DT5_13 13
|
|
C0MSL2DT5.C0MSL2DT5_12 12
|
|
C0MSL2DT5.C0MSL2DT5_11 11
|
|
C0MSL2DT5.C0MSL2DT5_10 10
|
|
C0MSL2DT5.C0MSL2DT5_9 9
|
|
C0MSL2DT5.C0MSL2DT5_8 8
|
|
C0MSL2DT6 0x0080112C CAN0 Message Slot 2 Data 6
|
|
C0MSL2DT6.C0MSL2DT6_7 7
|
|
C0MSL2DT6.C0MSL2DT6_6 6
|
|
C0MSL2DT6.C0MSL2DT6_5 5
|
|
C0MSL2DT6.C0MSL2DT6_4 4
|
|
C0MSL2DT6.C0MSL2DT6_3 3
|
|
C0MSL2DT6.C0MSL2DT6_2 2
|
|
C0MSL2DT6.C0MSL2DT6_1 1
|
|
C0MSL2DT6.C0MSL2DT6_0 0
|
|
C0MSL2DT7 0x0080112D CAN0 Message Slot 2 Data 7
|
|
C0MSL2DT7.C0MSL2DT7_15 15
|
|
C0MSL2DT7.C0MSL2DT7_14 14
|
|
C0MSL2DT7.C0MSL2DT7_13 13
|
|
C0MSL2DT7.C0MSL2DT7_12 12
|
|
C0MSL2DT7.C0MSL2DT7_11 11
|
|
C0MSL2DT7.C0MSL2DT7_10 10
|
|
C0MSL2DT7.C0MSL2DT7_9 9
|
|
C0MSL2DT7.C0MSL2DT7_8 8
|
|
C0MSL2TSP 0x0080112E CAN0 Message Slot 2 Time Stamp
|
|
C0MSL2TSP.C0MSL2TSP_15 15
|
|
C0MSL2TSP.C0MSL2TSP_14 14
|
|
C0MSL2TSP.C0MSL2TSP_13 13
|
|
C0MSL2TSP.C0MSL2TSP_12 12
|
|
C0MSL2TSP.C0MSL2TSP_11 11
|
|
C0MSL2TSP.C0MSL2TSP_10 10
|
|
C0MSL2TSP.C0MSL2TSP_9 9
|
|
C0MSL2TSP.C0MSL2TSP_8 8
|
|
C0MSL2TSP.C0MSL2TSP_7 7
|
|
C0MSL2TSP.C0MSL2TSP_6 6
|
|
C0MSL2TSP.C0MSL2TSP_5 5
|
|
C0MSL2TSP.C0MSL2TSP_4 4
|
|
C0MSL2TSP.C0MSL2TSP_3 3
|
|
C0MSL2TSP.C0MSL2TSP_2 2
|
|
C0MSL2TSP.C0MSL2TSP_1 1
|
|
C0MSL2TSP.C0MSL2TSP_0 0
|
|
C0MSL3SID0 0x00801130 CAN0 Message Slot 3 Standard ID0
|
|
C0MSL3SID0.SID4 7 standard ID4
|
|
C0MSL3SID0.SID3 6 standard ID3
|
|
C0MSL3SID0.SID2 5 standard ID2
|
|
C0MSL3SID0.SID1 4 standard ID1
|
|
C0MSL3SID0.SID0 3 standard ID0
|
|
C0MSL3SID1 0x00801131 CAN0 Message Slot 3 Standard ID1
|
|
C0MSL3SID1.SID10 15 standard ID10
|
|
C0MSL3SID1.SID9 14 standard ID9
|
|
C0MSL3SID1.SID8 13 standard ID8
|
|
C0MSL3SID1.SID7 12 standard ID7
|
|
C0MSL3SID1.SID6 11 standard ID6
|
|
C0MSL3SID1.SID5 10 standard ID5
|
|
C0MSL3EID0 0x00801132 CAN0 Message Slot 3 Extended ID0
|
|
C0MSL3EID0.EID3 7 extended ID3
|
|
C0MSL3EID0.EID2 6 extended ID2
|
|
C0MSL3EID0.EID1 5 extended ID1
|
|
C0MSL3EID0.EID0 4 extended ID0
|
|
C0MSL3EID1 0x00801133 CAN0 Message Slot 3 Extended ID1
|
|
C0MSL3EID1.EID11 15 extended ID11
|
|
C0MSL3EID1.EID10 14 extended ID10
|
|
C0MSL3EID1.EID9 13 extended ID9
|
|
C0MSL3EID1.EID8 12 extended ID8
|
|
C0MSL3EID1.EID7 11 extended ID7
|
|
C0MSL3EID1.EID6 10 extended ID6
|
|
C0MSL3EID1.EID5 9 extended ID5
|
|
C0MSL3EID1.EID4 8 extended ID4
|
|
C0MSL3EID2 0x00801134 CAN0 Message Slot 3 Extended ID2
|
|
C0MSL3EID2.EID17 7 extended ID17
|
|
C0MSL3EID2.EID16 6 extended ID16
|
|
C0MSL3EID2.EID15 5 extended ID15
|
|
C0MSL3EID2.EID14 4 extended ID14
|
|
C0MSL3EID2.EID13 3 extended ID13
|
|
C0MSL3EID2.EID12 2 extended ID12
|
|
C0MSL3DLC 0x00801135 CAN0 Message Slot 3 Data Length Register
|
|
C0MSL3DLC.DLC3 15 Sets data length
|
|
C0MSL3DLC.DLC2 14 Sets data length
|
|
C0MSL3DLC.DLC1 13 Sets data length
|
|
C0MSL3DLC.DLC0 12 Sets data length
|
|
C0MSL3DT0 0x00801136 CAN0 Message Slot 3 Data 0
|
|
C0MSL3DT0.C0MSL3DT0_7 7
|
|
C0MSL3DT0.C0MSL3DT0_6 6
|
|
C0MSL3DT0.C0MSL3DT0_5 5
|
|
C0MSL3DT0.C0MSL3DT0_4 4
|
|
C0MSL3DT0.C0MSL3DT0_3 3
|
|
C0MSL3DT0.C0MSL3DT0_2 2
|
|
C0MSL3DT0.C0MSL3DT0_1 1
|
|
C0MSL3DT0.C0MSL3DT0_0 0
|
|
C0MSL3DT1 0x00801137 CAN0 Message Slot 3 Data 1
|
|
C0MSL3DT1.C0MSL3DT1_15 15
|
|
C0MSL3DT1.C0MSL3DT1_14 14
|
|
C0MSL3DT1.C0MSL3DT1_13 13
|
|
C0MSL3DT1.C0MSL3DT1_12 12
|
|
C0MSL3DT1.C0MSL3DT1_11 11
|
|
C0MSL3DT1.C0MSL3DT1_10 10
|
|
C0MSL3DT1.C0MSL3DT1_9 9
|
|
C0MSL3DT1.C0MSL3DT1_8 8
|
|
C0MSL3DT2 0x00801138 CAN0 Message Slot 3 Data 2
|
|
C0MSL3DT2.C0MSL3DT2_7 7
|
|
C0MSL3DT2.C0MSL3DT2_6 6
|
|
C0MSL3DT2.C0MSL3DT2_5 5
|
|
C0MSL3DT2.C0MSL3DT2_4 4
|
|
C0MSL3DT2.C0MSL3DT2_3 3
|
|
C0MSL3DT2.C0MSL3DT2_2 2
|
|
C0MSL3DT2.C0MSL3DT2_1 1
|
|
C0MSL3DT2.C0MSL3DT2_0 0
|
|
C0MSL3DT3 0x00801139 CAN0 Message Slot 3 Data 3
|
|
C0MSL3DT3.C0MSL3DT3_15 15
|
|
C0MSL3DT3.C0MSL3DT3_14 14
|
|
C0MSL3DT3.C0MSL3DT3_13 13
|
|
C0MSL3DT3.C0MSL3DT3_12 12
|
|
C0MSL3DT3.C0MSL3DT3_11 11
|
|
C0MSL3DT3.C0MSL3DT3_10 10
|
|
C0MSL3DT3.C0MSL3DT3_9 9
|
|
C0MSL3DT3.C0MSL3DT3_8 8
|
|
C0MSL3DT4 0x0080113A CAN0 Message Slot 3 Data 4
|
|
C0MSL3DT4.C0MSL3DT4_7 7
|
|
C0MSL3DT4.C0MSL3DT4_6 6
|
|
C0MSL3DT4.C0MSL3DT4_5 5
|
|
C0MSL3DT4.C0MSL3DT4_4 4
|
|
C0MSL3DT4.C0MSL3DT4_3 3
|
|
C0MSL3DT4.C0MSL3DT4_2 2
|
|
C0MSL3DT4.C0MSL3DT4_1 1
|
|
C0MSL3DT4.C0MSL3DT4_0 0
|
|
C0MSL3DT5 0x0080113B CAN0 Message Slot 3 Data 5
|
|
C0MSL3DT5.C0MSL3DT5_15 15
|
|
C0MSL3DT5.C0MSL3DT5_14 14
|
|
C0MSL3DT5.C0MSL3DT5_13 13
|
|
C0MSL3DT5.C0MSL3DT5_12 12
|
|
C0MSL3DT5.C0MSL3DT5_11 11
|
|
C0MSL3DT5.C0MSL3DT5_10 10
|
|
C0MSL3DT5.C0MSL3DT5_9 9
|
|
C0MSL3DT5.C0MSL3DT5_8 8
|
|
C0MSL3DT6 0x0080113C CAN0 Message Slot 3 Data 6
|
|
C0MSL3DT6.C0MSL3DT6_7 7
|
|
C0MSL3DT6.C0MSL3DT6_6 6
|
|
C0MSL3DT6.C0MSL3DT6_5 5
|
|
C0MSL3DT6.C0MSL3DT6_4 4
|
|
C0MSL3DT6.C0MSL3DT6_3 3
|
|
C0MSL3DT6.C0MSL3DT6_2 2
|
|
C0MSL3DT6.C0MSL3DT6_1 1
|
|
C0MSL3DT6.C0MSL3DT6_0 0
|
|
C0MSL3DT7 0x0080113D CAN0 Message Slot 3 Data 7
|
|
C0MSL3DT7.C0MSL3DT7_15 15
|
|
C0MSL3DT7.C0MSL3DT7_14 14
|
|
C0MSL3DT7.C0MSL3DT7_13 13
|
|
C0MSL3DT7.C0MSL3DT7_12 12
|
|
C0MSL3DT7.C0MSL3DT7_11 11
|
|
C0MSL3DT7.C0MSL3DT7_10 10
|
|
C0MSL3DT7.C0MSL3DT7_9 9
|
|
C0MSL3DT7.C0MSL3DT7_8 8
|
|
C0MSL3TSP 0x0080113E CAN0 Message Slot 3 Time Stamp
|
|
C0MSL3TSP.C0MSL3TSP_15 15
|
|
C0MSL3TSP.C0MSL3TSP_14 14
|
|
C0MSL3TSP.C0MSL3TSP_13 13
|
|
C0MSL3TSP.C0MSL3TSP_12 12
|
|
C0MSL3TSP.C0MSL3TSP_11 11
|
|
C0MSL3TSP.C0MSL3TSP_10 10
|
|
C0MSL3TSP.C0MSL3TSP_9 9
|
|
C0MSL3TSP.C0MSL3TSP_8 8
|
|
C0MSL3TSP.C0MSL3TSP_7 7
|
|
C0MSL3TSP.C0MSL3TSP_6 6
|
|
C0MSL3TSP.C0MSL3TSP_5 5
|
|
C0MSL3TSP.C0MSL3TSP_4 4
|
|
C0MSL3TSP.C0MSL3TSP_3 3
|
|
C0MSL3TSP.C0MSL3TSP_2 2
|
|
C0MSL3TSP.C0MSL3TSP_1 1
|
|
C0MSL3TSP.C0MSL3TSP_0 0
|
|
C0MSL4SID0 0x00801140 CAN0 Message Slot 4 Standard ID0
|
|
C0MSL4SID0.SID4 7 standard ID4
|
|
C0MSL4SID0.SID3 6 standard ID3
|
|
C0MSL4SID0.SID2 5 standard ID2
|
|
C0MSL4SID0.SID1 4 standard ID1
|
|
C0MSL4SID0.SID0 3 standard ID0
|
|
C0MSL4SID1 0x00801141 CAN0 Message Slot 4 Standard ID1
|
|
C0MSL4SID1.SID10 15 standard ID10
|
|
C0MSL4SID1.SID9 14 standard ID9
|
|
C0MSL4SID1.SID8 13 standard ID8
|
|
C0MSL4SID1.SID7 12 standard ID7
|
|
C0MSL4SID1.SID6 11 standard ID6
|
|
C0MSL4SID1.SID5 10 standard ID5
|
|
C0MSL4EID0 0x00801142 CAN0 Message Slot 4 Extended ID0
|
|
C0MSL4EID0.EID3 7 extended ID3
|
|
C0MSL4EID0.EID2 6 extended ID2
|
|
C0MSL4EID0.EID1 5 extended ID1
|
|
C0MSL4EID0.EID0 4 extended ID0
|
|
C0MSL4EID1 0x00801143 CAN0 Message Slot 4 Extended ID1
|
|
C0MSL4EID1.EID11 15 extended ID11
|
|
C0MSL4EID1.EID10 14 extended ID10
|
|
C0MSL4EID1.EID9 13 extended ID9
|
|
C0MSL4EID1.EID8 12 extended ID8
|
|
C0MSL4EID1.EID7 11 extended ID7
|
|
C0MSL4EID1.EID6 10 extended ID6
|
|
C0MSL4EID1.EID5 9 extended ID5
|
|
C0MSL4EID1.EID4 8 extended ID4
|
|
C0MSL4EID2 0x00801144 CAN0 Message Slot 4 Extended ID2
|
|
C0MSL4EID2.EID17 7 extended ID17
|
|
C0MSL4EID2.EID16 6 extended ID16
|
|
C0MSL4EID2.EID15 5 extended ID15
|
|
C0MSL4EID2.EID14 4 extended ID14
|
|
C0MSL4EID2.EID13 3 extended ID13
|
|
C0MSL4EID2.EID12 2 extended ID12
|
|
C0MSL4DLC 0x00801145 CAN0 Message Slot 4 Data Length Register
|
|
C0MSL4DLC.DLC3 15 Sets data length
|
|
C0MSL4DLC.DLC2 14 Sets data length
|
|
C0MSL4DLC.DLC1 13 Sets data length
|
|
C0MSL4DLC.DLC0 12 Sets data length
|
|
C0MSL4DT0 0x00801146 CAN0 Message Slot 4 Data 0
|
|
C0MSL4DT0.C0MSL4DT0_7 7
|
|
C0MSL4DT0.C0MSL4DT0_6 6
|
|
C0MSL4DT0.C0MSL4DT0_5 5
|
|
C0MSL4DT0.C0MSL4DT0_4 4
|
|
C0MSL4DT0.C0MSL4DT0_3 3
|
|
C0MSL4DT0.C0MSL4DT0_2 2
|
|
C0MSL4DT0.C0MSL4DT0_1 1
|
|
C0MSL4DT0.C0MSL4DT0_0 0
|
|
C0MSL4DT1 0x00801147 CAN0 Message Slot 4 Data 1
|
|
C0MSL4DT1.C0MSL4DT1_15 15
|
|
C0MSL4DT1.C0MSL4DT1_14 14
|
|
C0MSL4DT1.C0MSL4DT1_13 13
|
|
C0MSL4DT1.C0MSL4DT1_12 12
|
|
C0MSL4DT1.C0MSL4DT1_11 11
|
|
C0MSL4DT1.C0MSL4DT1_10 10
|
|
C0MSL4DT1.C0MSL4DT1_9 9
|
|
C0MSL4DT1.C0MSL4DT1_8 8
|
|
C0MSL4DT2 0x00801148 CAN0 Message Slot 4 Data 2
|
|
C0MSL4DT2.C0MSL4DT2_7 7
|
|
C0MSL4DT2.C0MSL4DT2_6 6
|
|
C0MSL4DT2.C0MSL4DT2_5 5
|
|
C0MSL4DT2.C0MSL4DT2_4 4
|
|
C0MSL4DT2.C0MSL4DT2_3 3
|
|
C0MSL4DT2.C0MSL4DT2_2 2
|
|
C0MSL4DT2.C0MSL4DT2_1 1
|
|
C0MSL4DT2.C0MSL4DT2_0 0
|
|
C0MSL4DT3 0x00801149 CAN0 Message Slot 4 Data 3
|
|
C0MSL4DT3.C0MSL4DT3_15 15
|
|
C0MSL4DT3.C0MSL4DT3_14 14
|
|
C0MSL4DT3.C0MSL4DT3_13 13
|
|
C0MSL4DT3.C0MSL4DT3_12 12
|
|
C0MSL4DT3.C0MSL4DT3_11 11
|
|
C0MSL4DT3.C0MSL4DT3_10 10
|
|
C0MSL4DT3.C0MSL4DT3_9 9
|
|
C0MSL4DT3.C0MSL4DT3_8 8
|
|
C0MSL4DT4 0x0080114A CAN0 Message Slot 4 Data 4
|
|
C0MSL4DT4.C0MSL4DT4_7 7
|
|
C0MSL4DT4.C0MSL4DT4_6 6
|
|
C0MSL4DT4.C0MSL4DT4_5 5
|
|
C0MSL4DT4.C0MSL4DT4_4 4
|
|
C0MSL4DT4.C0MSL4DT4_3 3
|
|
C0MSL4DT4.C0MSL4DT4_2 2
|
|
C0MSL4DT4.C0MSL4DT4_1 1
|
|
C0MSL4DT4.C0MSL4DT4_0 0
|
|
C0MSL4DT5 0x0080114B CAN0 Message Slot 4 Data 5
|
|
C0MSL4DT5.C0MSL4DT5_15 15
|
|
C0MSL4DT5.C0MSL4DT5_14 14
|
|
C0MSL4DT5.C0MSL4DT5_13 13
|
|
C0MSL4DT5.C0MSL4DT5_12 12
|
|
C0MSL4DT5.C0MSL4DT5_11 11
|
|
C0MSL4DT5.C0MSL4DT5_10 10
|
|
C0MSL4DT5.C0MSL4DT5_9 9
|
|
C0MSL4DT5.C0MSL4DT5_8 8
|
|
C0MSL4DT6 0x0080114C CAN0 Message Slot 4 Data 6
|
|
C0MSL4DT6.C0MSL4DT6_7 7
|
|
C0MSL4DT6.C0MSL4DT6_6 6
|
|
C0MSL4DT6.C0MSL4DT6_5 5
|
|
C0MSL4DT6.C0MSL4DT6_4 4
|
|
C0MSL4DT6.C0MSL4DT6_3 3
|
|
C0MSL4DT6.C0MSL4DT6_2 2
|
|
C0MSL4DT6.C0MSL4DT6_1 1
|
|
C0MSL4DT6.C0MSL4DT6_0 0
|
|
C0MSL4DT7 0x0080114D CAN0 Message Slot 4 Data 7
|
|
C0MSL4DT7.C0MSL4DT7_15 15
|
|
C0MSL4DT7.C0MSL4DT7_14 14
|
|
C0MSL4DT7.C0MSL4DT7_13 13
|
|
C0MSL4DT7.C0MSL4DT7_12 12
|
|
C0MSL4DT7.C0MSL4DT7_11 11
|
|
C0MSL4DT7.C0MSL4DT7_10 10
|
|
C0MSL4DT7.C0MSL4DT7_9 9
|
|
C0MSL4DT7.C0MSL4DT7_8 8
|
|
C0MSL4TSP 0x0080114E CAN0 Message Slot 4 Time Stamp
|
|
C0MSL4TSP.C0MSL4TSP_15 15
|
|
C0MSL4TSP.C0MSL4TSP_14 14
|
|
C0MSL4TSP.C0MSL4TSP_13 13
|
|
C0MSL4TSP.C0MSL4TSP_12 12
|
|
C0MSL4TSP.C0MSL4TSP_11 11
|
|
C0MSL4TSP.C0MSL4TSP_10 10
|
|
C0MSL4TSP.C0MSL4TSP_9 9
|
|
C0MSL4TSP.C0MSL4TSP_8 8
|
|
C0MSL4TSP.C0MSL4TSP_7 7
|
|
C0MSL4TSP.C0MSL4TSP_6 6
|
|
C0MSL4TSP.C0MSL4TSP_5 5
|
|
C0MSL4TSP.C0MSL4TSP_4 4
|
|
C0MSL4TSP.C0MSL4TSP_3 3
|
|
C0MSL4TSP.C0MSL4TSP_2 2
|
|
C0MSL4TSP.C0MSL4TSP_1 1
|
|
C0MSL4TSP.C0MSL4TSP_0 0
|
|
C0MSL5SID0 0x00801150 CAN0 Message Slot 5 Standard ID0
|
|
C0MSL5SID0.SID4 7 standard ID4
|
|
C0MSL5SID0.SID3 6 standard ID3
|
|
C0MSL5SID0.SID2 5 standard ID2
|
|
C0MSL5SID0.SID1 4 standard ID1
|
|
C0MSL5SID0.SID0 3 standard ID0
|
|
C0MSL5SID1 0x00801151 CAN0 Message Slot 5 Standard ID1
|
|
C0MSL5SID1.SID10 15 standard ID10
|
|
C0MSL5SID1.SID9 14 standard ID9
|
|
C0MSL5SID1.SID8 13 standard ID8
|
|
C0MSL5SID1.SID7 12 standard ID7
|
|
C0MSL5SID1.SID6 11 standard ID6
|
|
C0MSL5SID1.SID5 10 standard ID5
|
|
C0MSL5EID0 0x00801152 CAN0 Message Slot 5 Extended ID0
|
|
C0MSL5EID0.EID3 7 extended ID3
|
|
C0MSL5EID0.EID2 6 extended ID2
|
|
C0MSL5EID0.EID1 5 extended ID1
|
|
C0MSL5EID0.EID0 4 extended ID0
|
|
C0MSL5EID1 0x00801153 CAN0 Message Slot 5 Extended ID1
|
|
C0MSL5EID1.EID11 15 extended ID11
|
|
C0MSL5EID1.EID10 14 extended ID10
|
|
C0MSL5EID1.EID9 13 extended ID9
|
|
C0MSL5EID1.EID8 12 extended ID8
|
|
C0MSL5EID1.EID7 11 extended ID7
|
|
C0MSL5EID1.EID6 10 extended ID6
|
|
C0MSL5EID1.EID5 9 extended ID5
|
|
C0MSL5EID1.EID4 8 extended ID4
|
|
C0MSL5EID2 0x00801154 CAN0 Message Slot 5 Extended ID2
|
|
C0MSL5EID2.EID17 7 extended ID17
|
|
C0MSL5EID2.EID16 6 extended ID16
|
|
C0MSL5EID2.EID15 5 extended ID15
|
|
C0MSL5EID2.EID14 4 extended ID14
|
|
C0MSL5EID2.EID13 3 extended ID13
|
|
C0MSL5EID2.EID12 2 extended ID12
|
|
C0MSL5DLC 0x00801155 CAN0 Message Slot 5 Data Length Register
|
|
C0MSL5DLC.DLC3 15 Sets data length
|
|
C0MSL5DLC.DLC2 14 Sets data length
|
|
C0MSL5DLC.DLC1 13 Sets data length
|
|
C0MSL5DLC.DLC0 12 Sets data length
|
|
C0MSL5DT0 0x00801156 CAN0 Message Slot 5 Data 0
|
|
C0MSL5DT0.C0MSL5DT0_7 7
|
|
C0MSL5DT0.C0MSL5DT0_6 6
|
|
C0MSL5DT0.C0MSL5DT0_5 5
|
|
C0MSL5DT0.C0MSL5DT0_4 4
|
|
C0MSL5DT0.C0MSL5DT0_3 3
|
|
C0MSL5DT0.C0MSL5DT0_2 2
|
|
C0MSL5DT0.C0MSL5DT0_1 1
|
|
C0MSL5DT0.C0MSL5DT0_0 0
|
|
C0MSL5DT1 0x00801157 CAN0 Message Slot 5 Data 1
|
|
C0MSL5DT1.C0MSL5DT1_15 15
|
|
C0MSL5DT1.C0MSL5DT1_14 14
|
|
C0MSL5DT1.C0MSL5DT1_13 13
|
|
C0MSL5DT1.C0MSL5DT1_12 12
|
|
C0MSL5DT1.C0MSL5DT1_11 11
|
|
C0MSL5DT1.C0MSL5DT1_10 10
|
|
C0MSL5DT1.C0MSL5DT1_9 9
|
|
C0MSL5DT1.C0MSL5DT1_8 8
|
|
C0MSL5DT2 0x00801158 CAN0 Message Slot 5 Data 2
|
|
C0MSL5DT2.C0MSL5DT2_7 7
|
|
C0MSL5DT2.C0MSL5DT2_6 6
|
|
C0MSL5DT2.C0MSL5DT2_5 5
|
|
C0MSL5DT2.C0MSL5DT2_4 4
|
|
C0MSL5DT2.C0MSL5DT2_3 3
|
|
C0MSL5DT2.C0MSL5DT2_2 2
|
|
C0MSL5DT2.C0MSL5DT2_1 1
|
|
C0MSL5DT2.C0MSL5DT2_0 0
|
|
C0MSL5DT3 0x00801159 CAN0 Message Slot 5 Data 3
|
|
C0MSL5DT3.C0MSL5DT3_15 15
|
|
C0MSL5DT3.C0MSL5DT3_14 14
|
|
C0MSL5DT3.C0MSL5DT3_13 13
|
|
C0MSL5DT3.C0MSL5DT3_12 12
|
|
C0MSL5DT3.C0MSL5DT3_11 11
|
|
C0MSL5DT3.C0MSL5DT3_10 10
|
|
C0MSL5DT3.C0MSL5DT3_9 9
|
|
C0MSL5DT3.C0MSL5DT3_8 8
|
|
C0MSL5DT4 0x0080115A CAN0 Message Slot 5 Data 4
|
|
C0MSL5DT4.C0MSL5DT4_7 7
|
|
C0MSL5DT4.C0MSL5DT4_6 6
|
|
C0MSL5DT4.C0MSL5DT4_5 5
|
|
C0MSL5DT4.C0MSL5DT4_4 4
|
|
C0MSL5DT4.C0MSL5DT4_3 3
|
|
C0MSL5DT4.C0MSL5DT4_2 2
|
|
C0MSL5DT4.C0MSL5DT4_1 1
|
|
C0MSL5DT4.C0MSL5DT4_0 0
|
|
C0MSL5DT5 0x0080115B CAN0 Message Slot 5 Data 5
|
|
C0MSL5DT5.C0MSL5DT5_15 15
|
|
C0MSL5DT5.C0MSL5DT5_14 14
|
|
C0MSL5DT5.C0MSL5DT5_13 13
|
|
C0MSL5DT5.C0MSL5DT5_12 12
|
|
C0MSL5DT5.C0MSL5DT5_11 11
|
|
C0MSL5DT5.C0MSL5DT5_10 10
|
|
C0MSL5DT5.C0MSL5DT5_9 9
|
|
C0MSL5DT5.C0MSL5DT5_8 8
|
|
C0MSL5DT6 0x0080115C CAN0 Message Slot 5 Data 6
|
|
C0MSL5DT6.C0MSL5DT6_7 7
|
|
C0MSL5DT6.C0MSL5DT6_6 6
|
|
C0MSL5DT6.C0MSL5DT6_5 5
|
|
C0MSL5DT6.C0MSL5DT6_4 4
|
|
C0MSL5DT6.C0MSL5DT6_3 3
|
|
C0MSL5DT6.C0MSL5DT6_2 2
|
|
C0MSL5DT6.C0MSL5DT6_1 1
|
|
C0MSL5DT6.C0MSL5DT6_0 0
|
|
C0MSL5DT7 0x0080115D CAN0 Message Slot 5 Data 7
|
|
C0MSL5DT7.C0MSL5DT7_15 15
|
|
C0MSL5DT7.C0MSL5DT7_14 14
|
|
C0MSL5DT7.C0MSL5DT7_13 13
|
|
C0MSL5DT7.C0MSL5DT7_12 12
|
|
C0MSL5DT7.C0MSL5DT7_11 11
|
|
C0MSL5DT7.C0MSL5DT7_10 10
|
|
C0MSL5DT7.C0MSL5DT7_9 9
|
|
C0MSL5DT7.C0MSL5DT7_8 8
|
|
C0MSL5TSP 0x0080115E CAN0 Message Slot 5 Time Stamp
|
|
C0MSL5TSP.C0MSL5TSP_15 15
|
|
C0MSL5TSP.C0MSL5TSP_14 14
|
|
C0MSL5TSP.C0MSL5TSP_13 13
|
|
C0MSL5TSP.C0MSL5TSP_12 12
|
|
C0MSL5TSP.C0MSL5TSP_11 11
|
|
C0MSL5TSP.C0MSL5TSP_10 10
|
|
C0MSL5TSP.C0MSL5TSP_9 9
|
|
C0MSL5TSP.C0MSL5TSP_8 8
|
|
C0MSL5TSP.C0MSL5TSP_7 7
|
|
C0MSL5TSP.C0MSL5TSP_6 6
|
|
C0MSL5TSP.C0MSL5TSP_5 5
|
|
C0MSL5TSP.C0MSL5TSP_4 4
|
|
C0MSL5TSP.C0MSL5TSP_3 3
|
|
C0MSL5TSP.C0MSL5TSP_2 2
|
|
C0MSL5TSP.C0MSL5TSP_1 1
|
|
C0MSL5TSP.C0MSL5TSP_0 0
|
|
C0MSL6SID0 0x00801160 CAN0 Message Slot 6 Standard ID0
|
|
C0MSL6SID0.SID4 7 standard ID4
|
|
C0MSL6SID0.SID3 6 standard ID3
|
|
C0MSL6SID0.SID2 5 standard ID2
|
|
C0MSL6SID0.SID1 4 standard ID1
|
|
C0MSL6SID0.SID0 3 standard ID0
|
|
C0MSL6SID1 0x00801161 CAN0 Message Slot 6 Standard ID1
|
|
C0MSL6SID1.SID10 15 standard ID10
|
|
C0MSL6SID1.SID9 14 standard ID9
|
|
C0MSL6SID1.SID8 13 standard ID8
|
|
C0MSL6SID1.SID7 12 standard ID7
|
|
C0MSL6SID1.SID6 11 standard ID6
|
|
C0MSL6SID1.SID5 10 standard ID5
|
|
C0MSL6EID0 0x00801162 CAN0 Message Slot 6 Extended ID0
|
|
C0MSL6EID0.EID3 7 extended ID3
|
|
C0MSL6EID0.EID2 6 extended ID2
|
|
C0MSL6EID0.EID1 5 extended ID1
|
|
C0MSL6EID0.EID0 4 extended ID0
|
|
C0MSL6EID1 0x00801163 CAN0 Message Slot 6 Extended ID1
|
|
C0MSL6EID1.EID11 15 extended ID11
|
|
C0MSL6EID1.EID10 14 extended ID10
|
|
C0MSL6EID1.EID9 13 extended ID9
|
|
C0MSL6EID1.EID8 12 extended ID8
|
|
C0MSL6EID1.EID7 11 extended ID7
|
|
C0MSL6EID1.EID6 10 extended ID6
|
|
C0MSL6EID1.EID5 9 extended ID5
|
|
C0MSL6EID1.EID4 8 extended ID4
|
|
C0MSL6EID2 0x00801164 CAN0 Message Slot 6 Extended ID2
|
|
C0MSL6EID2.EID17 7 extended ID17
|
|
C0MSL6EID2.EID16 6 extended ID16
|
|
C0MSL6EID2.EID15 5 extended ID15
|
|
C0MSL6EID2.EID14 4 extended ID14
|
|
C0MSL6EID2.EID13 3 extended ID13
|
|
C0MSL6EID2.EID12 2 extended ID12
|
|
C0MSL6DLC 0x00801165 CAN0 Message Slot 6 Data Length Register
|
|
C0MSL6DLC.DLC3 15 Sets data length
|
|
C0MSL6DLC.DLC2 14 Sets data length
|
|
C0MSL6DLC.DLC1 13 Sets data length
|
|
C0MSL6DLC.DLC0 12 Sets data length
|
|
C0MSL6DT0 0x00801166 CAN0 Message Slot 6 Data 0
|
|
C0MSL6DT0.C0MSL6DT0_7 7
|
|
C0MSL6DT0.C0MSL6DT0_6 6
|
|
C0MSL6DT0.C0MSL6DT0_5 5
|
|
C0MSL6DT0.C0MSL6DT0_4 4
|
|
C0MSL6DT0.C0MSL6DT0_3 3
|
|
C0MSL6DT0.C0MSL6DT0_2 2
|
|
C0MSL6DT0.C0MSL6DT0_1 1
|
|
C0MSL6DT0.C0MSL6DT0_0 0
|
|
C0MSL6DT1 0x00801167 CAN0 Message Slot 6 Data 1
|
|
C0MSL6DT1.C0MSL6DT1_15 15
|
|
C0MSL6DT1.C0MSL6DT1_14 14
|
|
C0MSL6DT1.C0MSL6DT1_13 13
|
|
C0MSL6DT1.C0MSL6DT1_12 12
|
|
C0MSL6DT1.C0MSL6DT1_11 11
|
|
C0MSL6DT1.C0MSL6DT1_10 10
|
|
C0MSL6DT1.C0MSL6DT1_9 9
|
|
C0MSL6DT1.C0MSL6DT1_8 8
|
|
C0MSL6DT2 0x00801168 CAN0 Message Slot 6 Data 2
|
|
C0MSL6DT2.C0MSL6DT2_7 7
|
|
C0MSL6DT2.C0MSL6DT2_6 6
|
|
C0MSL6DT2.C0MSL6DT2_5 5
|
|
C0MSL6DT2.C0MSL6DT2_4 4
|
|
C0MSL6DT2.C0MSL6DT2_3 3
|
|
C0MSL6DT2.C0MSL6DT2_2 2
|
|
C0MSL6DT2.C0MSL6DT2_1 1
|
|
C0MSL6DT2.C0MSL6DT2_0 0
|
|
C0MSL6DT3 0x00801169 CAN0 Message Slot 6 Data 3
|
|
C0MSL6DT3.C0MSL6DT3_15 15
|
|
C0MSL6DT3.C0MSL6DT3_14 14
|
|
C0MSL6DT3.C0MSL6DT3_13 13
|
|
C0MSL6DT3.C0MSL6DT3_12 12
|
|
C0MSL6DT3.C0MSL6DT3_11 11
|
|
C0MSL6DT3.C0MSL6DT3_10 10
|
|
C0MSL6DT3.C0MSL6DT3_9 9
|
|
C0MSL6DT3.C0MSL6DT3_8 8
|
|
C0MSL6DT4 0x0080116A CAN0 Message Slot 6 Data 4
|
|
C0MSL6DT4.C0MSL6DT4_7 7
|
|
C0MSL6DT4.C0MSL6DT4_6 6
|
|
C0MSL6DT4.C0MSL6DT4_5 5
|
|
C0MSL6DT4.C0MSL6DT4_4 4
|
|
C0MSL6DT4.C0MSL6DT4_3 3
|
|
C0MSL6DT4.C0MSL6DT4_2 2
|
|
C0MSL6DT4.C0MSL6DT4_1 1
|
|
C0MSL6DT4.C0MSL6DT4_0 0
|
|
C0MSL6DT5 0x0080116B CAN0 Message Slot 6 Data 5
|
|
C0MSL6DT5.C0MSL6DT5_15 15
|
|
C0MSL6DT5.C0MSL6DT5_14 14
|
|
C0MSL6DT5.C0MSL6DT5_13 13
|
|
C0MSL6DT5.C0MSL6DT5_12 12
|
|
C0MSL6DT5.C0MSL6DT5_11 11
|
|
C0MSL6DT5.C0MSL6DT5_10 10
|
|
C0MSL6DT5.C0MSL6DT5_9 9
|
|
C0MSL6DT5.C0MSL6DT5_8 8
|
|
C0MSL6DT6 0x0080116C CAN0 Message Slot 6 Data 6
|
|
C0MSL6DT6.C0MSL6DT6_7 7
|
|
C0MSL6DT6.C0MSL6DT6_6 6
|
|
C0MSL6DT6.C0MSL6DT6_5 5
|
|
C0MSL6DT6.C0MSL6DT6_4 4
|
|
C0MSL6DT6.C0MSL6DT6_3 3
|
|
C0MSL6DT6.C0MSL6DT6_2 2
|
|
C0MSL6DT6.C0MSL6DT6_1 1
|
|
C0MSL6DT6.C0MSL6DT6_0 0
|
|
C0MSL6DT7 0x0080116D CAN0 Message Slot 6 Data 7
|
|
C0MSL6DT7.C0MSL6DT7_15 15
|
|
C0MSL6DT7.C0MSL6DT7_14 14
|
|
C0MSL6DT7.C0MSL6DT7_13 13
|
|
C0MSL6DT7.C0MSL6DT7_12 12
|
|
C0MSL6DT7.C0MSL6DT7_11 11
|
|
C0MSL6DT7.C0MSL6DT7_10 10
|
|
C0MSL6DT7.C0MSL6DT7_9 9
|
|
C0MSL6DT7.C0MSL6DT7_8 8
|
|
C0MSL6TSP 0x0080116E CAN0 Message Slot 6 Time Stamp
|
|
C0MSL6TSP.C0MSL6TSP_15 15
|
|
C0MSL6TSP.C0MSL6TSP_14 14
|
|
C0MSL6TSP.C0MSL6TSP_13 13
|
|
C0MSL6TSP.C0MSL6TSP_12 12
|
|
C0MSL6TSP.C0MSL6TSP_11 11
|
|
C0MSL6TSP.C0MSL6TSP_10 10
|
|
C0MSL6TSP.C0MSL6TSP_9 9
|
|
C0MSL6TSP.C0MSL6TSP_8 8
|
|
C0MSL6TSP.C0MSL6TSP_7 7
|
|
C0MSL6TSP.C0MSL6TSP_6 6
|
|
C0MSL6TSP.C0MSL6TSP_5 5
|
|
C0MSL6TSP.C0MSL6TSP_4 4
|
|
C0MSL6TSP.C0MSL6TSP_3 3
|
|
C0MSL6TSP.C0MSL6TSP_2 2
|
|
C0MSL6TSP.C0MSL6TSP_1 1
|
|
C0MSL6TSP.C0MSL6TSP_0 0
|
|
C0MSL7SID0 0x00801170 CAN0 Message Slot 7 Standard ID0
|
|
C0MSL7SID0.SID4 7 standard ID4
|
|
C0MSL7SID0.SID3 6 standard ID3
|
|
C0MSL7SID0.SID2 5 standard ID2
|
|
C0MSL7SID0.SID1 4 standard ID1
|
|
C0MSL7SID0.SID0 3 standard ID0
|
|
C0MSL7SID1 0x00801171 CAN0 Message Slot 7 Standard ID1
|
|
C0MSL7SID1.SID10 15 standard ID10
|
|
C0MSL7SID1.SID9 14 standard ID9
|
|
C0MSL7SID1.SID8 13 standard ID8
|
|
C0MSL7SID1.SID7 12 standard ID7
|
|
C0MSL7SID1.SID6 11 standard ID6
|
|
C0MSL7SID1.SID5 10 standard ID5
|
|
C0MSL7EID0 0x00801172 CAN0 Message Slot 7 Extended ID0
|
|
C0MSL7EID0.EID3 7 extended ID3
|
|
C0MSL7EID0.EID2 6 extended ID2
|
|
C0MSL7EID0.EID1 5 extended ID1
|
|
C0MSL7EID0.EID0 4 extended ID0
|
|
C0MSL7EID1 0x00801173 CAN0 Message Slot 7 Extended ID1
|
|
C0MSL7EID1.EID11 15 extended ID11
|
|
C0MSL7EID1.EID10 14 extended ID10
|
|
C0MSL7EID1.EID9 13 extended ID9
|
|
C0MSL7EID1.EID8 12 extended ID8
|
|
C0MSL7EID1.EID7 11 extended ID7
|
|
C0MSL7EID1.EID6 10 extended ID6
|
|
C0MSL7EID1.EID5 9 extended ID5
|
|
C0MSL7EID1.EID4 8 extended ID4
|
|
C0MSL7EID2 0x00801174 CAN0 Message Slot 7 Extended ID2
|
|
C0MSL7EID2.EID17 7 extended ID17
|
|
C0MSL7EID2.EID16 6 extended ID16
|
|
C0MSL7EID2.EID15 5 extended ID15
|
|
C0MSL7EID2.EID14 4 extended ID14
|
|
C0MSL7EID2.EID13 3 extended ID13
|
|
C0MSL7EID2.EID12 2 extended ID12
|
|
C0MSL7DLC 0x00801175 CAN0 Message Slot 7 Data Length Register
|
|
C0MSL7DLC.DLC3 15 Sets data length
|
|
C0MSL7DLC.DLC2 14 Sets data length
|
|
C0MSL7DLC.DLC1 13 Sets data length
|
|
C0MSL7DLC.DLC0 12 Sets data length
|
|
C0MSL7DT0 0x00801176 CAN0 Message Slot 7 Data 0
|
|
C0MSL7DT0.C0MSL7DT0_7 7
|
|
C0MSL7DT0.C0MSL7DT0_6 6
|
|
C0MSL7DT0.C0MSL7DT0_5 5
|
|
C0MSL7DT0.C0MSL7DT0_4 4
|
|
C0MSL7DT0.C0MSL7DT0_3 3
|
|
C0MSL7DT0.C0MSL7DT0_2 2
|
|
C0MSL7DT0.C0MSL7DT0_1 1
|
|
C0MSL7DT0.C0MSL7DT0_0 0
|
|
C0MSL7DT1 0x00801177 CAN0 Message Slot 7 Data 1
|
|
C0MSL7DT1.C0MSL7DT1_15 15
|
|
C0MSL7DT1.C0MSL7DT1_14 14
|
|
C0MSL7DT1.C0MSL7DT1_13 13
|
|
C0MSL7DT1.C0MSL7DT1_12 12
|
|
C0MSL7DT1.C0MSL7DT1_11 11
|
|
C0MSL7DT1.C0MSL7DT1_10 10
|
|
C0MSL7DT1.C0MSL7DT1_9 9
|
|
C0MSL7DT1.C0MSL7DT1_8 8
|
|
C0MSL7DT2 0x00801178 CAN0 Message Slot 7 Data 2
|
|
C0MSL7DT2.C0MSL7DT2_7 7
|
|
C0MSL7DT2.C0MSL7DT2_6 6
|
|
C0MSL7DT2.C0MSL7DT2_5 5
|
|
C0MSL7DT2.C0MSL7DT2_4 4
|
|
C0MSL7DT2.C0MSL7DT2_3 3
|
|
C0MSL7DT2.C0MSL7DT2_2 2
|
|
C0MSL7DT2.C0MSL7DT2_1 1
|
|
C0MSL7DT2.C0MSL7DT2_0 0
|
|
C0MSL7DT3 0x00801179 CAN0 Message Slot 7 Data 3
|
|
C0MSL7DT3.C0MSL7DT3_15 15
|
|
C0MSL7DT3.C0MSL7DT3_14 14
|
|
C0MSL7DT3.C0MSL7DT3_13 13
|
|
C0MSL7DT3.C0MSL7DT3_12 12
|
|
C0MSL7DT3.C0MSL7DT3_11 11
|
|
C0MSL7DT3.C0MSL7DT3_10 10
|
|
C0MSL7DT3.C0MSL7DT3_9 9
|
|
C0MSL7DT3.C0MSL7DT3_8 8
|
|
C0MSL7DT4 0x0080117A CAN0 Message Slot 7 Data 4
|
|
C0MSL7DT4.C0MSL7DT4_7 7
|
|
C0MSL7DT4.C0MSL7DT4_6 6
|
|
C0MSL7DT4.C0MSL7DT4_5 5
|
|
C0MSL7DT4.C0MSL7DT4_4 4
|
|
C0MSL7DT4.C0MSL7DT4_3 3
|
|
C0MSL7DT4.C0MSL7DT4_2 2
|
|
C0MSL7DT4.C0MSL7DT4_1 1
|
|
C0MSL7DT4.C0MSL7DT4_0 0
|
|
C0MSL7DT5 0x0080117B CAN0 Message Slot 7 Data 5
|
|
C0MSL7DT5.C0MSL7DT5_15 15
|
|
C0MSL7DT5.C0MSL7DT5_14 14
|
|
C0MSL7DT5.C0MSL7DT5_13 13
|
|
C0MSL7DT5.C0MSL7DT5_12 12
|
|
C0MSL7DT5.C0MSL7DT5_11 11
|
|
C0MSL7DT5.C0MSL7DT5_10 10
|
|
C0MSL7DT5.C0MSL7DT5_9 9
|
|
C0MSL7DT5.C0MSL7DT5_8 8
|
|
C0MSL7DT6 0x0080117C CAN0 Message Slot 7 Data 6
|
|
C0MSL7DT6.C0MSL7DT6_7 7
|
|
C0MSL7DT6.C0MSL7DT6_6 6
|
|
C0MSL7DT6.C0MSL7DT6_5 5
|
|
C0MSL7DT6.C0MSL7DT6_4 4
|
|
C0MSL7DT6.C0MSL7DT6_3 3
|
|
C0MSL7DT6.C0MSL7DT6_2 2
|
|
C0MSL7DT6.C0MSL7DT6_1 1
|
|
C0MSL7DT6.C0MSL7DT6_0 0
|
|
C0MSL7DT7 0x0080117D CAN0 Message Slot 7 Data 7
|
|
C0MSL7DT7.C0MSL7DT7_15 15
|
|
C0MSL7DT7.C0MSL7DT7_14 14
|
|
C0MSL7DT7.C0MSL7DT7_13 13
|
|
C0MSL7DT7.C0MSL7DT7_12 12
|
|
C0MSL7DT7.C0MSL7DT7_11 11
|
|
C0MSL7DT7.C0MSL7DT7_10 10
|
|
C0MSL7DT7.C0MSL7DT7_9 9
|
|
C0MSL7DT7.C0MSL7DT7_8 8
|
|
C0MSL7TSP 0x0080117E CAN0 Message Slot 7 Time Stamp
|
|
C0MSL7TSP.C0MSL7TSP_15 15
|
|
C0MSL7TSP.C0MSL7TSP_14 14
|
|
C0MSL7TSP.C0MSL7TSP_13 13
|
|
C0MSL7TSP.C0MSL7TSP_12 12
|
|
C0MSL7TSP.C0MSL7TSP_11 11
|
|
C0MSL7TSP.C0MSL7TSP_10 10
|
|
C0MSL7TSP.C0MSL7TSP_9 9
|
|
C0MSL7TSP.C0MSL7TSP_8 8
|
|
C0MSL7TSP.C0MSL7TSP_7 7
|
|
C0MSL7TSP.C0MSL7TSP_6 6
|
|
C0MSL7TSP.C0MSL7TSP_5 5
|
|
C0MSL7TSP.C0MSL7TSP_4 4
|
|
C0MSL7TSP.C0MSL7TSP_3 3
|
|
C0MSL7TSP.C0MSL7TSP_2 2
|
|
C0MSL7TSP.C0MSL7TSP_1 1
|
|
C0MSL7TSP.C0MSL7TSP_0 0
|
|
C0MSL8SID0 0x00801180 CAN0 Message Slot 8 Standard ID0
|
|
C0MSL8SID0.SID4 7 standard ID4
|
|
C0MSL8SID0.SID3 6 standard ID3
|
|
C0MSL8SID0.SID2 5 standard ID2
|
|
C0MSL8SID0.SID1 4 standard ID1
|
|
C0MSL8SID0.SID0 3 standard ID0
|
|
C0MSL8SID1 0x00801181 CAN0 Message Slot 8 Standard ID1
|
|
C0MSL8SID1.SID10 15 standard ID10
|
|
C0MSL8SID1.SID9 14 standard ID9
|
|
C0MSL8SID1.SID8 13 standard ID8
|
|
C0MSL8SID1.SID7 12 standard ID7
|
|
C0MSL8SID1.SID6 11 standard ID6
|
|
C0MSL8SID1.SID5 10 standard ID5
|
|
C0MSL8EID0 0x00801182 CAN0 Message Slot 8 Extended ID0
|
|
C0MSL8EID0.EID3 7 extended ID3
|
|
C0MSL8EID0.EID2 6 extended ID2
|
|
C0MSL8EID0.EID1 5 extended ID1
|
|
C0MSL8EID0.EID0 4 extended ID0
|
|
C0MSL8EID1 0x00801183 CAN0 Message Slot 8 Extended ID1
|
|
C0MSL8EID1.EID11 15 extended ID11
|
|
C0MSL8EID1.EID10 14 extended ID10
|
|
C0MSL8EID1.EID9 13 extended ID9
|
|
C0MSL8EID1.EID8 12 extended ID8
|
|
C0MSL8EID1.EID7 11 extended ID7
|
|
C0MSL8EID1.EID6 10 extended ID6
|
|
C0MSL8EID1.EID5 9 extended ID5
|
|
C0MSL8EID1.EID4 8 extended ID4
|
|
C0MSL8EID2 0x00801184 CAN0 Message Slot 8 Extended ID2
|
|
C0MSL8EID2.EID17 7 extended ID17
|
|
C0MSL8EID2.EID16 6 extended ID16
|
|
C0MSL8EID2.EID15 5 extended ID15
|
|
C0MSL8EID2.EID14 4 extended ID14
|
|
C0MSL8EID2.EID13 3 extended ID13
|
|
C0MSL8EID2.EID12 2 extended ID12
|
|
C0MSL8DLC 0x00801185 CAN0 Message Slot 8 Data Length Register
|
|
C0MSL8DLC.DLC3 15 Sets data length
|
|
C0MSL8DLC.DLC2 14 Sets data length
|
|
C0MSL8DLC.DLC1 13 Sets data length
|
|
C0MSL8DLC.DLC0 12 Sets data length
|
|
C0MSL8DT0 0x00801186 CAN0 Message Slot 8 Data 0
|
|
C0MSL8DT0.C0MSL8DT0_7 7
|
|
C0MSL8DT0.C0MSL8DT0_6 6
|
|
C0MSL8DT0.C0MSL8DT0_5 5
|
|
C0MSL8DT0.C0MSL8DT0_4 4
|
|
C0MSL8DT0.C0MSL8DT0_3 3
|
|
C0MSL8DT0.C0MSL8DT0_2 2
|
|
C0MSL8DT0.C0MSL8DT0_1 1
|
|
C0MSL8DT0.C0MSL8DT0_0 0
|
|
C0MSL8DT1 0x00801187 CAN0 Message Slot 8 Data 1
|
|
C0MSL8DT1.C0MSL8DT1_15 15
|
|
C0MSL8DT1.C0MSL8DT1_14 14
|
|
C0MSL8DT1.C0MSL8DT1_13 13
|
|
C0MSL8DT1.C0MSL8DT1_12 12
|
|
C0MSL8DT1.C0MSL8DT1_11 11
|
|
C0MSL8DT1.C0MSL8DT1_10 10
|
|
C0MSL8DT1.C0MSL8DT1_9 9
|
|
C0MSL8DT1.C0MSL8DT1_8 8
|
|
C0MSL8DT2 0x00801188 CAN0 Message Slot 8 Data 2
|
|
C0MSL8DT2.C0MSL8DT2_7 7
|
|
C0MSL8DT2.C0MSL8DT2_6 6
|
|
C0MSL8DT2.C0MSL8DT2_5 5
|
|
C0MSL8DT2.C0MSL8DT2_4 4
|
|
C0MSL8DT2.C0MSL8DT2_3 3
|
|
C0MSL8DT2.C0MSL8DT2_2 2
|
|
C0MSL8DT2.C0MSL8DT2_1 1
|
|
C0MSL8DT2.C0MSL8DT2_0 0
|
|
C0MSL8DT3 0x00801189 CAN0 Message Slot 8 Data 3
|
|
C0MSL8DT3.C0MSL8DT3_15 15
|
|
C0MSL8DT3.C0MSL8DT3_14 14
|
|
C0MSL8DT3.C0MSL8DT3_13 13
|
|
C0MSL8DT3.C0MSL8DT3_12 12
|
|
C0MSL8DT3.C0MSL8DT3_11 11
|
|
C0MSL8DT3.C0MSL8DT3_10 10
|
|
C0MSL8DT3.C0MSL8DT3_9 9
|
|
C0MSL8DT3.C0MSL8DT3_8 8
|
|
C0MSL8DT4 0x0080118A CAN0 Message Slot 8 Data 4
|
|
C0MSL8DT4.C0MSL8DT4_7 7
|
|
C0MSL8DT4.C0MSL8DT4_6 6
|
|
C0MSL8DT4.C0MSL8DT4_5 5
|
|
C0MSL8DT4.C0MSL8DT4_4 4
|
|
C0MSL8DT4.C0MSL8DT4_3 3
|
|
C0MSL8DT4.C0MSL8DT4_2 2
|
|
C0MSL8DT4.C0MSL8DT4_1 1
|
|
C0MSL8DT4.C0MSL8DT4_0 0
|
|
C0MSL8DT5 0x0080118B CAN0 Message Slot 8 Data 5
|
|
C0MSL8DT5.C0MSL8DT5_15 15
|
|
C0MSL8DT5.C0MSL8DT5_14 14
|
|
C0MSL8DT5.C0MSL8DT5_13 13
|
|
C0MSL8DT5.C0MSL8DT5_12 12
|
|
C0MSL8DT5.C0MSL8DT5_11 11
|
|
C0MSL8DT5.C0MSL8DT5_10 10
|
|
C0MSL8DT5.C0MSL8DT5_9 9
|
|
C0MSL8DT5.C0MSL8DT5_8 8
|
|
C0MSL8DT6 0x0080118C CAN0 Message Slot 8 Data 6
|
|
C0MSL8DT6.C0MSL8DT6_7 7
|
|
C0MSL8DT6.C0MSL8DT6_6 6
|
|
C0MSL8DT6.C0MSL8DT6_5 5
|
|
C0MSL8DT6.C0MSL8DT6_4 4
|
|
C0MSL8DT6.C0MSL8DT6_3 3
|
|
C0MSL8DT6.C0MSL8DT6_2 2
|
|
C0MSL8DT6.C0MSL8DT6_1 1
|
|
C0MSL8DT6.C0MSL8DT6_0 0
|
|
C0MSL8DT7 0x0080118D CAN0 Message Slot 8 Data 7
|
|
C0MSL8DT7.C0MSL8DT7_15 15
|
|
C0MSL8DT7.C0MSL8DT7_14 14
|
|
C0MSL8DT7.C0MSL8DT7_13 13
|
|
C0MSL8DT7.C0MSL8DT7_12 12
|
|
C0MSL8DT7.C0MSL8DT7_11 11
|
|
C0MSL8DT7.C0MSL8DT7_10 10
|
|
C0MSL8DT7.C0MSL8DT7_9 9
|
|
C0MSL8DT7.C0MSL8DT7_8 8
|
|
C0MSL8TSP 0x0080118E CAN0 Message Slot 8 Time Stamp
|
|
C0MSL8TSP.C0MSL8TSP_15 15
|
|
C0MSL8TSP.C0MSL8TSP_14 14
|
|
C0MSL8TSP.C0MSL8TSP_13 13
|
|
C0MSL8TSP.C0MSL8TSP_12 12
|
|
C0MSL8TSP.C0MSL8TSP_11 11
|
|
C0MSL8TSP.C0MSL8TSP_10 10
|
|
C0MSL8TSP.C0MSL8TSP_9 9
|
|
C0MSL8TSP.C0MSL8TSP_8 8
|
|
C0MSL8TSP.C0MSL8TSP_7 7
|
|
C0MSL8TSP.C0MSL8TSP_6 6
|
|
C0MSL8TSP.C0MSL8TSP_5 5
|
|
C0MSL8TSP.C0MSL8TSP_4 4
|
|
C0MSL8TSP.C0MSL8TSP_3 3
|
|
C0MSL8TSP.C0MSL8TSP_2 2
|
|
C0MSL8TSP.C0MSL8TSP_1 1
|
|
C0MSL8TSP.C0MSL8TSP_0 0
|
|
C0MSL9SID0 0x00801190 CAN0 Message Slot 9 Standard ID0
|
|
C0MSL9SID0.SID4 7 standard ID4
|
|
C0MSL9SID0.SID3 6 standard ID3
|
|
C0MSL9SID0.SID2 5 standard ID2
|
|
C0MSL9SID0.SID1 4 standard ID1
|
|
C0MSL9SID0.SID0 3 standard ID0
|
|
C0MSL9SID1 0x00801191 CAN0 Message Slot 9 Standard ID1
|
|
C0MSL9SID1.SID10 15 standard ID10
|
|
C0MSL9SID1.SID9 14 standard ID9
|
|
C0MSL9SID1.SID8 13 standard ID8
|
|
C0MSL9SID1.SID7 12 standard ID7
|
|
C0MSL9SID1.SID6 11 standard ID6
|
|
C0MSL9SID1.SID5 10 standard ID5
|
|
C0MSL9EID0 0x00801192 CAN0 Message Slot 9 Extended ID0
|
|
C0MSL9EID0.EID3 7 extended ID3
|
|
C0MSL9EID0.EID2 6 extended ID2
|
|
C0MSL9EID0.EID1 5 extended ID1
|
|
C0MSL9EID0.EID0 4 extended ID0
|
|
C0MSL9EID1 0x00801193 CAN0 Message Slot 9 Extended ID1
|
|
C0MSL9EID1.EID11 15 extended ID11
|
|
C0MSL9EID1.EID10 14 extended ID10
|
|
C0MSL9EID1.EID9 13 extended ID9
|
|
C0MSL9EID1.EID8 12 extended ID8
|
|
C0MSL9EID1.EID7 11 extended ID7
|
|
C0MSL9EID1.EID6 10 extended ID6
|
|
C0MSL9EID1.EID5 9 extended ID5
|
|
C0MSL9EID1.EID4 8 extended ID4
|
|
C0MSL9EID2 0x00801194 CAN0 Message Slot 9 Extended ID2
|
|
C0MSL9EID2.EID17 7 extended ID17
|
|
C0MSL9EID2.EID16 6 extended ID16
|
|
C0MSL9EID2.EID15 5 extended ID15
|
|
C0MSL9EID2.EID14 4 extended ID14
|
|
C0MSL9EID2.EID13 3 extended ID13
|
|
C0MSL9EID2.EID12 2 extended ID12
|
|
C0MSL9DLC 0x00801195 CAN0 Message Slot 9 Data Length Register
|
|
C0MSL9DLC.DLC3 15 Sets data length
|
|
C0MSL9DLC.DLC2 14 Sets data length
|
|
C0MSL9DLC.DLC1 13 Sets data length
|
|
C0MSL9DLC.DLC0 12 Sets data length
|
|
C0MSL9DT0 0x00801196 CAN0 Message Slot 9 Data 0
|
|
C0MSL9DT0.C0MSL9DT0_7 7
|
|
C0MSL9DT0.C0MSL9DT0_6 6
|
|
C0MSL9DT0.C0MSL9DT0_5 5
|
|
C0MSL9DT0.C0MSL9DT0_4 4
|
|
C0MSL9DT0.C0MSL9DT0_3 3
|
|
C0MSL9DT0.C0MSL9DT0_2 2
|
|
C0MSL9DT0.C0MSL9DT0_1 1
|
|
C0MSL9DT0.C0MSL9DT0_0 0
|
|
C0MSL9DT1 0x00801197 CAN0 Message Slot 9 Data 1
|
|
C0MSL9DT1.C0MSL9DT1_15 15
|
|
C0MSL9DT1.C0MSL9DT1_14 14
|
|
C0MSL9DT1.C0MSL9DT1_13 13
|
|
C0MSL9DT1.C0MSL9DT1_12 12
|
|
C0MSL9DT1.C0MSL9DT1_11 11
|
|
C0MSL9DT1.C0MSL9DT1_10 10
|
|
C0MSL9DT1.C0MSL9DT1_9 9
|
|
C0MSL9DT1.C0MSL9DT1_8 8
|
|
C0MSL9DT2 0x00801198 CAN0 Message Slot 9 Data 2
|
|
C0MSL9DT2.C0MSL9DT2_7 7
|
|
C0MSL9DT2.C0MSL9DT2_6 6
|
|
C0MSL9DT2.C0MSL9DT2_5 5
|
|
C0MSL9DT2.C0MSL9DT2_4 4
|
|
C0MSL9DT2.C0MSL9DT2_3 3
|
|
C0MSL9DT2.C0MSL9DT2_2 2
|
|
C0MSL9DT2.C0MSL9DT2_1 1
|
|
C0MSL9DT2.C0MSL9DT2_0 0
|
|
C0MSL9DT3 0x00801199 CAN0 Message Slot 9 Data 3
|
|
C0MSL9DT3.C0MSL9DT3_15 15
|
|
C0MSL9DT3.C0MSL9DT3_14 14
|
|
C0MSL9DT3.C0MSL9DT3_13 13
|
|
C0MSL9DT3.C0MSL9DT3_12 12
|
|
C0MSL9DT3.C0MSL9DT3_11 11
|
|
C0MSL9DT3.C0MSL9DT3_10 10
|
|
C0MSL9DT3.C0MSL9DT3_9 9
|
|
C0MSL9DT3.C0MSL9DT3_8 8
|
|
C0MSL9DT4 0x0080119A CAN0 Message Slot 9 Data 4
|
|
C0MSL9DT4.C0MSL9DT4_7 7
|
|
C0MSL9DT4.C0MSL9DT4_6 6
|
|
C0MSL9DT4.C0MSL9DT4_5 5
|
|
C0MSL9DT4.C0MSL9DT4_4 4
|
|
C0MSL9DT4.C0MSL9DT4_3 3
|
|
C0MSL9DT4.C0MSL9DT4_2 2
|
|
C0MSL9DT4.C0MSL9DT4_1 1
|
|
C0MSL9DT4.C0MSL9DT4_0 0
|
|
C0MSL9DT5 0x0080119B CAN0 Message Slot 9 Data 5
|
|
C0MSL9DT5.C0MSL9DT5_15 15
|
|
C0MSL9DT5.C0MSL9DT5_14 14
|
|
C0MSL9DT5.C0MSL9DT5_13 13
|
|
C0MSL9DT5.C0MSL9DT5_12 12
|
|
C0MSL9DT5.C0MSL9DT5_11 11
|
|
C0MSL9DT5.C0MSL9DT5_10 10
|
|
C0MSL9DT5.C0MSL9DT5_9 9
|
|
C0MSL9DT5.C0MSL9DT5_8 8
|
|
C0MSL9DT6 0x0080119C CAN0 Message Slot 9 Data 6
|
|
C0MSL9DT6.C0MSL9DT6_7 7
|
|
C0MSL9DT6.C0MSL9DT6_6 6
|
|
C0MSL9DT6.C0MSL9DT6_5 5
|
|
C0MSL9DT6.C0MSL9DT6_4 4
|
|
C0MSL9DT6.C0MSL9DT6_3 3
|
|
C0MSL9DT6.C0MSL9DT6_2 2
|
|
C0MSL9DT6.C0MSL9DT6_1 1
|
|
C0MSL9DT6.C0MSL9DT6_0 0
|
|
C0MSL9DT7 0x0080119D CAN0 Message Slot 9 Data 7
|
|
C0MSL9DT7.C0MSL9DT7_15 15
|
|
C0MSL9DT7.C0MSL9DT7_14 14
|
|
C0MSL9DT7.C0MSL9DT7_13 13
|
|
C0MSL9DT7.C0MSL9DT7_12 12
|
|
C0MSL9DT7.C0MSL9DT7_11 11
|
|
C0MSL9DT7.C0MSL9DT7_10 10
|
|
C0MSL9DT7.C0MSL9DT7_9 9
|
|
C0MSL9DT7.C0MSL9DT7_8 8
|
|
C0MSL9TSP 0x0080119E CAN0 Message Slot 9 Time Stamp
|
|
C0MSL9TSP.C0MSL9TSP_15 15
|
|
C0MSL9TSP.C0MSL9TSP_14 14
|
|
C0MSL9TSP.C0MSL9TSP_13 13
|
|
C0MSL9TSP.C0MSL9TSP_12 12
|
|
C0MSL9TSP.C0MSL9TSP_11 11
|
|
C0MSL9TSP.C0MSL9TSP_10 10
|
|
C0MSL9TSP.C0MSL9TSP_9 9
|
|
C0MSL9TSP.C0MSL9TSP_8 8
|
|
C0MSL9TSP.C0MSL9TSP_7 7
|
|
C0MSL9TSP.C0MSL9TSP_6 6
|
|
C0MSL9TSP.C0MSL9TSP_5 5
|
|
C0MSL9TSP.C0MSL9TSP_4 4
|
|
C0MSL9TSP.C0MSL9TSP_3 3
|
|
C0MSL9TSP.C0MSL9TSP_2 2
|
|
C0MSL9TSP.C0MSL9TSP_1 1
|
|
C0MSL9TSP.C0MSL9TSP_0 0
|
|
C0MSL10SID0 0x008011A0 CAN0 Message Slot 10 Standard ID0
|
|
C0MSL10SID0.SID4 7 standard ID4
|
|
C0MSL10SID0.SID3 6 standard ID3
|
|
C0MSL10SID0.SID2 5 standard ID2
|
|
C0MSL10SID0.SID1 4 standard ID1
|
|
C0MSL10SID0.SID0 3 standard ID0
|
|
C0MSL10SID1 0x008011A1 CAN0 Message Slot 10 Standard ID1
|
|
C0MSL10SID1.SID10 15 standard ID10
|
|
C0MSL10SID1.SID9 14 standard ID9
|
|
C0MSL10SID1.SID8 13 standard ID8
|
|
C0MSL10SID1.SID7 12 standard ID7
|
|
C0MSL10SID1.SID6 11 standard ID6
|
|
C0MSL10SID1.SID5 10 standard ID5
|
|
C0MSL10EID0 0x008011A2 CAN0 Message Slot 10 Extended ID0
|
|
C0MSL10EID0.EID3 7 extended ID3
|
|
C0MSL10EID0.EID2 6 extended ID2
|
|
C0MSL10EID0.EID1 5 extended ID1
|
|
C0MSL10EID0.EID0 4 extended ID0
|
|
C0MSL10EID1 0x008011A3 CAN0 Message Slot 10 Extended ID1
|
|
C0MSL10EID1.EID11 15 extended ID11
|
|
C0MSL10EID1.EID10 14 extended ID10
|
|
C0MSL10EID1.EID9 13 extended ID9
|
|
C0MSL10EID1.EID8 12 extended ID8
|
|
C0MSL10EID1.EID7 11 extended ID7
|
|
C0MSL10EID1.EID6 10 extended ID6
|
|
C0MSL10EID1.EID5 9 extended ID5
|
|
C0MSL10EID1.EID4 8 extended ID4
|
|
C0MSL10EID2 0x008011A4 CAN0 Message Slot 10 Extended ID2
|
|
C0MSL10EID2.EID17 7 extended ID17
|
|
C0MSL10EID2.EID16 6 extended ID16
|
|
C0MSL10EID2.EID15 5 extended ID15
|
|
C0MSL10EID2.EID14 4 extended ID14
|
|
C0MSL10EID2.EID13 3 extended ID13
|
|
C0MSL10EID2.EID12 2 extended ID12
|
|
C0MSL10DLC 0x008011A5 CAN0 Message Slot 10 Data Length Register
|
|
C0MSL10DLC.DLC3 15 Sets data length
|
|
C0MSL10DLC.DLC2 14 Sets data length
|
|
C0MSL10DLC.DLC1 13 Sets data length
|
|
C0MSL10DLC.DLC0 12 Sets data length
|
|
C0MSL10DT0 0x008011A6 CAN0 Message Slot 10 Data 0
|
|
C0MSL10DT0.C0MSL10DT0_7 7
|
|
C0MSL10DT0.C0MSL10DT0_6 6
|
|
C0MSL10DT0.C0MSL10DT0_5 5
|
|
C0MSL10DT0.C0MSL10DT0_4 4
|
|
C0MSL10DT0.C0MSL10DT0_3 3
|
|
C0MSL10DT0.C0MSL10DT0_2 2
|
|
C0MSL10DT0.C0MSL10DT0_1 1
|
|
C0MSL10DT0.C0MSL10DT0_0 0
|
|
C0MSL10DT1 0x008011A7 CAN0 Message Slot 10 Data 1
|
|
C0MSL10DT1.C0MSL10DT1_15 15
|
|
C0MSL10DT1.C0MSL10DT1_14 14
|
|
C0MSL10DT1.C0MSL10DT1_13 13
|
|
C0MSL10DT1.C0MSL10DT1_12 12
|
|
C0MSL10DT1.C0MSL10DT1_11 11
|
|
C0MSL10DT1.C0MSL10DT1_10 10
|
|
C0MSL10DT1.C0MSL10DT1_9 9
|
|
C0MSL10DT1.C0MSL10DT1_8 8
|
|
C0MSL10DT2 0x008011A8 CAN0 Message Slot 10 Data 2
|
|
C0MSL10DT2.C0MSL10DT2_7 7
|
|
C0MSL10DT2.C0MSL10DT2_6 6
|
|
C0MSL10DT2.C0MSL10DT2_5 5
|
|
C0MSL10DT2.C0MSL10DT2_4 4
|
|
C0MSL10DT2.C0MSL10DT2_3 3
|
|
C0MSL10DT2.C0MSL10DT2_2 2
|
|
C0MSL10DT2.C0MSL10DT2_1 1
|
|
C0MSL10DT2.C0MSL10DT2_0 0
|
|
C0MSL10DT3 0x008011A9 CAN0 Message Slot 10 Data 3
|
|
C0MSL10DT3.C0MSL10DT3_15 15
|
|
C0MSL10DT3.C0MSL10DT3_14 14
|
|
C0MSL10DT3.C0MSL10DT3_13 13
|
|
C0MSL10DT3.C0MSL10DT3_12 12
|
|
C0MSL10DT3.C0MSL10DT3_11 11
|
|
C0MSL10DT3.C0MSL10DT3_10 10
|
|
C0MSL10DT3.C0MSL10DT3_9 9
|
|
C0MSL10DT3.C0MSL10DT3_8 8
|
|
C0MSL10DT4 0x008011AA CAN0 Message Slot 10 Data 4
|
|
C0MSL10DT4.C0MSL10DT4_7 7
|
|
C0MSL10DT4.C0MSL10DT4_6 6
|
|
C0MSL10DT4.C0MSL10DT4_5 5
|
|
C0MSL10DT4.C0MSL10DT4_4 4
|
|
C0MSL10DT4.C0MSL10DT4_3 3
|
|
C0MSL10DT4.C0MSL10DT4_2 2
|
|
C0MSL10DT4.C0MSL10DT4_1 1
|
|
C0MSL10DT4.C0MSL10DT4_0 0
|
|
C0MSL10DT5 0x008011AB CAN0 Message Slot 10 Data 5
|
|
C0MSL10DT5.C0MSL10DT5_15 15
|
|
C0MSL10DT5.C0MSL10DT5_14 14
|
|
C0MSL10DT5.C0MSL10DT5_13 13
|
|
C0MSL10DT5.C0MSL10DT5_12 12
|
|
C0MSL10DT5.C0MSL10DT5_11 11
|
|
C0MSL10DT5.C0MSL10DT5_10 10
|
|
C0MSL10DT5.C0MSL10DT5_9 9
|
|
C0MSL10DT5.C0MSL10DT5_8 8
|
|
C0MSL10DT6 0x008011AC CAN0 Message Slot 10 Data 6
|
|
C0MSL10DT6.C0MSL10DT6_7 7
|
|
C0MSL10DT6.C0MSL10DT6_6 6
|
|
C0MSL10DT6.C0MSL10DT6_5 5
|
|
C0MSL10DT6.C0MSL10DT6_4 4
|
|
C0MSL10DT6.C0MSL10DT6_3 3
|
|
C0MSL10DT6.C0MSL10DT6_2 2
|
|
C0MSL10DT6.C0MSL10DT6_1 1
|
|
C0MSL10DT6.C0MSL10DT6_0 0
|
|
C0MSL10DT7 0x008011AD CAN0 Message Slot 10 Data 7
|
|
C0MSL10DT7.C0MSL10DT7_15 15
|
|
C0MSL10DT7.C0MSL10DT7_14 14
|
|
C0MSL10DT7.C0MSL10DT7_13 13
|
|
C0MSL10DT7.C0MSL10DT7_12 12
|
|
C0MSL10DT7.C0MSL10DT7_11 11
|
|
C0MSL10DT7.C0MSL10DT7_10 10
|
|
C0MSL10DT7.C0MSL10DT7_9 9
|
|
C0MSL10DT7.C0MSL10DT7_8 8
|
|
C0MSL10TSP 0x008011AE CAN0 Message Slot 10 Time Stamp
|
|
C0MSL10TSP.C0MSL10TSP_15 15
|
|
C0MSL10TSP.C0MSL10TSP_14 14
|
|
C0MSL10TSP.C0MSL10TSP_13 13
|
|
C0MSL10TSP.C0MSL10TSP_12 12
|
|
C0MSL10TSP.C0MSL10TSP_11 11
|
|
C0MSL10TSP.C0MSL10TSP_10 10
|
|
C0MSL10TSP.C0MSL10TSP_9 9
|
|
C0MSL10TSP.C0MSL10TSP_8 8
|
|
C0MSL10TSP.C0MSL10TSP_7 7
|
|
C0MSL10TSP.C0MSL10TSP_6 6
|
|
C0MSL10TSP.C0MSL10TSP_5 5
|
|
C0MSL10TSP.C0MSL10TSP_4 4
|
|
C0MSL10TSP.C0MSL10TSP_3 3
|
|
C0MSL10TSP.C0MSL10TSP_2 2
|
|
C0MSL10TSP.C0MSL10TSP_1 1
|
|
C0MSL10TSP.C0MSL10TSP_0 0
|
|
C0MSL11SID0 0x008011B0 CAN0 Message Slot 11 Standard ID0
|
|
C0MSL11SID0.SID4 7 standard ID4
|
|
C0MSL11SID0.SID3 6 standard ID3
|
|
C0MSL11SID0.SID2 5 standard ID2
|
|
C0MSL11SID0.SID1 4 standard ID1
|
|
C0MSL11SID0.SID0 3 standard ID0
|
|
C0MSL11SID1 0x008011B1 CAN0 Message Slot 11 Standard ID1
|
|
C0MSL11SID1.SID10 15 standard ID10
|
|
C0MSL11SID1.SID9 14 standard ID9
|
|
C0MSL11SID1.SID8 13 standard ID8
|
|
C0MSL11SID1.SID7 12 standard ID7
|
|
C0MSL11SID1.SID6 11 standard ID6
|
|
C0MSL11SID1.SID5 10 standard ID5
|
|
C0MSL11EID0 0x008011B2 CAN0 Message Slot 11 Extended ID0
|
|
C0MSL11EID0.EID3 7 extended ID3
|
|
C0MSL11EID0.EID2 6 extended ID2
|
|
C0MSL11EID0.EID1 5 extended ID1
|
|
C0MSL11EID0.EID0 4 extended ID0
|
|
C0MSL11EID1 0x008011B3 CAN0 Message Slot 11 Extended ID1
|
|
C0MSL11EID1.EID11 15 extended ID11
|
|
C0MSL11EID1.EID10 14 extended ID10
|
|
C0MSL11EID1.EID9 13 extended ID9
|
|
C0MSL11EID1.EID8 12 extended ID8
|
|
C0MSL11EID1.EID7 11 extended ID7
|
|
C0MSL11EID1.EID6 10 extended ID6
|
|
C0MSL11EID1.EID5 9 extended ID5
|
|
C0MSL11EID1.EID4 8 extended ID4
|
|
C0MSL11EID2 0x008011B4 CAN0 Message Slot 11 Extended ID2
|
|
C0MSL11EID2.EID17 7 extended ID17
|
|
C0MSL11EID2.EID16 6 extended ID16
|
|
C0MSL11EID2.EID15 5 extended ID15
|
|
C0MSL11EID2.EID14 4 extended ID14
|
|
C0MSL11EID2.EID13 3 extended ID13
|
|
C0MSL11EID2.EID12 2 extended ID12
|
|
C0MSL11DLC 0x008011B5 CAN0 Message Slot 11 Data Length Register
|
|
C0MSL11DLC.DLC3 15 Sets data length
|
|
C0MSL11DLC.DLC2 14 Sets data length
|
|
C0MSL11DLC.DLC1 13 Sets data length
|
|
C0MSL11DLC.DLC0 12 Sets data length
|
|
C0MSL11DT0 0x008011B6 CAN0 Message Slot 11 Data 0
|
|
C0MSL11DT0.C0MSL11DT0_7 7
|
|
C0MSL11DT0.C0MSL11DT0_6 6
|
|
C0MSL11DT0.C0MSL11DT0_5 5
|
|
C0MSL11DT0.C0MSL11DT0_4 4
|
|
C0MSL11DT0.C0MSL11DT0_3 3
|
|
C0MSL11DT0.C0MSL11DT0_2 2
|
|
C0MSL11DT0.C0MSL11DT0_1 1
|
|
C0MSL11DT0.C0MSL11DT0_0 0
|
|
C0MSL11DT1 0x008011B7 CAN0 Message Slot 11 Data 1
|
|
C0MSL11DT1.C0MSL11DT1_15 15
|
|
C0MSL11DT1.C0MSL11DT1_14 14
|
|
C0MSL11DT1.C0MSL11DT1_13 13
|
|
C0MSL11DT1.C0MSL11DT1_12 12
|
|
C0MSL11DT1.C0MSL11DT1_11 11
|
|
C0MSL11DT1.C0MSL11DT1_10 10
|
|
C0MSL11DT1.C0MSL11DT1_9 9
|
|
C0MSL11DT1.C0MSL11DT1_8 8
|
|
C0MSL11DT2 0x008011B8 CAN0 Message Slot 11 Data 2
|
|
C0MSL11DT2.C0MSL11DT2_7 7
|
|
C0MSL11DT2.C0MSL11DT2_6 6
|
|
C0MSL11DT2.C0MSL11DT2_5 5
|
|
C0MSL11DT2.C0MSL11DT2_4 4
|
|
C0MSL11DT2.C0MSL11DT2_3 3
|
|
C0MSL11DT2.C0MSL11DT2_2 2
|
|
C0MSL11DT2.C0MSL11DT2_1 1
|
|
C0MSL11DT2.C0MSL11DT2_0 0
|
|
C0MSL11DT3 0x008011B9 CAN0 Message Slot 11 Data 3
|
|
C0MSL11DT3.C0MSL11DT3_15 15
|
|
C0MSL11DT3.C0MSL11DT3_14 14
|
|
C0MSL11DT3.C0MSL11DT3_13 13
|
|
C0MSL11DT3.C0MSL11DT3_12 12
|
|
C0MSL11DT3.C0MSL11DT3_11 11
|
|
C0MSL11DT3.C0MSL11DT3_10 10
|
|
C0MSL11DT3.C0MSL11DT3_9 9
|
|
C0MSL11DT3.C0MSL11DT3_8 8
|
|
C0MSL11DT4 0x008011BA CAN0 Message Slot 11 Data 4
|
|
C0MSL11DT4.C0MSL11DT4_7 7
|
|
C0MSL11DT4.C0MSL11DT4_6 6
|
|
C0MSL11DT4.C0MSL11DT4_5 5
|
|
C0MSL11DT4.C0MSL11DT4_4 4
|
|
C0MSL11DT4.C0MSL11DT4_3 3
|
|
C0MSL11DT4.C0MSL11DT4_2 2
|
|
C0MSL11DT4.C0MSL11DT4_1 1
|
|
C0MSL11DT4.C0MSL11DT4_0 0
|
|
C0MSL11DT5 0x008011BB CAN0 Message Slot 11 Data 5
|
|
C0MSL11DT5.C0MSL11DT5_15 15
|
|
C0MSL11DT5.C0MSL11DT5_14 14
|
|
C0MSL11DT5.C0MSL11DT5_13 13
|
|
C0MSL11DT5.C0MSL11DT5_12 12
|
|
C0MSL11DT5.C0MSL11DT5_11 11
|
|
C0MSL11DT5.C0MSL11DT5_10 10
|
|
C0MSL11DT5.C0MSL11DT5_9 9
|
|
C0MSL11DT5.C0MSL11DT5_8 8
|
|
C0MSL11DT6 0x008011BC CAN0 Message Slot 11 Data 6
|
|
C0MSL11DT6.C0MSL11DT6_7 7
|
|
C0MSL11DT6.C0MSL11DT6_6 6
|
|
C0MSL11DT6.C0MSL11DT6_5 5
|
|
C0MSL11DT6.C0MSL11DT6_4 4
|
|
C0MSL11DT6.C0MSL11DT6_3 3
|
|
C0MSL11DT6.C0MSL11DT6_2 2
|
|
C0MSL11DT6.C0MSL11DT6_1 1
|
|
C0MSL11DT6.C0MSL11DT6_0 0
|
|
C0MSL11DT7 0x008011BD CAN0 Message Slot 11 Data 7
|
|
C0MSL11DT7.C0MSL11DT7_15 15
|
|
C0MSL11DT7.C0MSL11DT7_14 14
|
|
C0MSL11DT7.C0MSL11DT7_13 13
|
|
C0MSL11DT7.C0MSL11DT7_12 12
|
|
C0MSL11DT7.C0MSL11DT7_11 11
|
|
C0MSL11DT7.C0MSL11DT7_10 10
|
|
C0MSL11DT7.C0MSL11DT7_9 9
|
|
C0MSL11DT7.C0MSL11DT7_8 8
|
|
C0MSL11TSP 0x008011BE CAN0 Message Slot 11 Time Stamp
|
|
C0MSL11TSP.C0MSL11TSP_15 15
|
|
C0MSL11TSP.C0MSL11TSP_14 14
|
|
C0MSL11TSP.C0MSL11TSP_13 13
|
|
C0MSL11TSP.C0MSL11TSP_12 12
|
|
C0MSL11TSP.C0MSL11TSP_11 11
|
|
C0MSL11TSP.C0MSL11TSP_10 10
|
|
C0MSL11TSP.C0MSL11TSP_9 9
|
|
C0MSL11TSP.C0MSL11TSP_8 8
|
|
C0MSL11TSP.C0MSL11TSP_7 7
|
|
C0MSL11TSP.C0MSL11TSP_6 6
|
|
C0MSL11TSP.C0MSL11TSP_5 5
|
|
C0MSL11TSP.C0MSL11TSP_4 4
|
|
C0MSL11TSP.C0MSL11TSP_3 3
|
|
C0MSL11TSP.C0MSL11TSP_2 2
|
|
C0MSL11TSP.C0MSL11TSP_1 1
|
|
C0MSL11TSP.C0MSL11TSP_0 0
|
|
C0MSL12SID0 0x008011C0 CAN0 Message Slot 12 Standard ID0
|
|
C0MSL12SID0.SID4 7 standard ID4
|
|
C0MSL12SID0.SID3 6 standard ID3
|
|
C0MSL12SID0.SID2 5 standard ID2
|
|
C0MSL12SID0.SID1 4 standard ID1
|
|
C0MSL12SID0.SID0 3 standard ID0
|
|
C0MSL12SID1 0x008011C1 CAN0 Message Slot 12 Standard ID1
|
|
C0MSL12SID1.SID10 15 standard ID10
|
|
C0MSL12SID1.SID9 14 standard ID9
|
|
C0MSL12SID1.SID8 13 standard ID8
|
|
C0MSL12SID1.SID7 12 standard ID7
|
|
C0MSL12SID1.SID6 11 standard ID6
|
|
C0MSL12SID1.SID5 10 standard ID5
|
|
C0MSL12EID0 0x008011C2 CAN0 Message Slot 12 Extended ID0
|
|
C0MSL12EID0.EID3 7 extended ID3
|
|
C0MSL12EID0.EID2 6 extended ID2
|
|
C0MSL12EID0.EID1 5 extended ID1
|
|
C0MSL12EID0.EID0 4 extended ID0
|
|
C0MSL12EID1 0x008011C3 CAN0 Message Slot 12 Extended ID1
|
|
C0MSL12EID1.EID11 15 extended ID11
|
|
C0MSL12EID1.EID10 14 extended ID10
|
|
C0MSL12EID1.EID9 13 extended ID9
|
|
C0MSL12EID1.EID8 12 extended ID8
|
|
C0MSL12EID1.EID7 11 extended ID7
|
|
C0MSL12EID1.EID6 10 extended ID6
|
|
C0MSL12EID1.EID5 9 extended ID5
|
|
C0MSL12EID1.EID4 8 extended ID4
|
|
C0MSL12EID2 0x008011C4 CAN0 Message Slot 12 Extended ID2
|
|
C0MSL12EID2.EID17 7 extended ID17
|
|
C0MSL12EID2.EID16 6 extended ID16
|
|
C0MSL12EID2.EID15 5 extended ID15
|
|
C0MSL12EID2.EID14 4 extended ID14
|
|
C0MSL12EID2.EID13 3 extended ID13
|
|
C0MSL12EID2.EID12 2 extended ID12
|
|
C0MSL12DLC 0x008011C5 CAN0 Message Slot 12 Data Length Register
|
|
C0MSL12DLC.DLC3 15 Sets data length
|
|
C0MSL12DLC.DLC2 14 Sets data length
|
|
C0MSL12DLC.DLC1 13 Sets data length
|
|
C0MSL12DLC.DLC0 12 Sets data length
|
|
C0MSL12DT0 0x008011C6 CAN0 Message Slot 12 Data 0
|
|
C0MSL12DT0.C0MSL12DT0_7 7
|
|
C0MSL12DT0.C0MSL12DT0_6 6
|
|
C0MSL12DT0.C0MSL12DT0_5 5
|
|
C0MSL12DT0.C0MSL12DT0_4 4
|
|
C0MSL12DT0.C0MSL12DT0_3 3
|
|
C0MSL12DT0.C0MSL12DT0_2 2
|
|
C0MSL12DT0.C0MSL12DT0_1 1
|
|
C0MSL12DT0.C0MSL12DT0_0 0
|
|
C0MSL12DT1 0x008011C7 CAN0 Message Slot 12 Data 1
|
|
C0MSL12DT1.C0MSL12DT1_15 15
|
|
C0MSL12DT1.C0MSL12DT1_14 14
|
|
C0MSL12DT1.C0MSL12DT1_13 13
|
|
C0MSL12DT1.C0MSL12DT1_12 12
|
|
C0MSL12DT1.C0MSL12DT1_11 11
|
|
C0MSL12DT1.C0MSL12DT1_10 10
|
|
C0MSL12DT1.C0MSL12DT1_9 9
|
|
C0MSL12DT1.C0MSL12DT1_8 8
|
|
C0MSL12DT2 0x008011C8 CAN0 Message Slot 12 Data 2
|
|
C0MSL12DT2.C0MSL12DT2_7 7
|
|
C0MSL12DT2.C0MSL12DT2_6 6
|
|
C0MSL12DT2.C0MSL12DT2_5 5
|
|
C0MSL12DT2.C0MSL12DT2_4 4
|
|
C0MSL12DT2.C0MSL12DT2_3 3
|
|
C0MSL12DT2.C0MSL12DT2_2 2
|
|
C0MSL12DT2.C0MSL12DT2_1 1
|
|
C0MSL12DT2.C0MSL12DT2_0 0
|
|
C0MSL12DT3 0x008011C9 CAN0 Message Slot 12 Data 3
|
|
C0MSL12DT3.C0MSL12DT3_15 15
|
|
C0MSL12DT3.C0MSL12DT3_14 14
|
|
C0MSL12DT3.C0MSL12DT3_13 13
|
|
C0MSL12DT3.C0MSL12DT3_12 12
|
|
C0MSL12DT3.C0MSL12DT3_11 11
|
|
C0MSL12DT3.C0MSL12DT3_10 10
|
|
C0MSL12DT3.C0MSL12DT3_9 9
|
|
C0MSL12DT3.C0MSL12DT3_8 8
|
|
C0MSL12DT4 0x008011CA CAN0 Message Slot 12 Data 4
|
|
C0MSL12DT4.C0MSL12DT4_7 7
|
|
C0MSL12DT4.C0MSL12DT4_6 6
|
|
C0MSL12DT4.C0MSL12DT4_5 5
|
|
C0MSL12DT4.C0MSL12DT4_4 4
|
|
C0MSL12DT4.C0MSL12DT4_3 3
|
|
C0MSL12DT4.C0MSL12DT4_2 2
|
|
C0MSL12DT4.C0MSL12DT4_1 1
|
|
C0MSL12DT4.C0MSL12DT4_0 0
|
|
C0MSL12DT5 0x008011CB CAN0 Message Slot 12 Data 5
|
|
C0MSL12DT5.C0MSL12DT5_15 15
|
|
C0MSL12DT5.C0MSL12DT5_14 14
|
|
C0MSL12DT5.C0MSL12DT5_13 13
|
|
C0MSL12DT5.C0MSL12DT5_12 12
|
|
C0MSL12DT5.C0MSL12DT5_11 11
|
|
C0MSL12DT5.C0MSL12DT5_10 10
|
|
C0MSL12DT5.C0MSL12DT5_9 9
|
|
C0MSL12DT5.C0MSL12DT5_8 8
|
|
C0MSL12DT6 0x008011CC CAN0 Message Slot 12 Data 6
|
|
C0MSL12DT6.C0MSL12DT6_7 7
|
|
C0MSL12DT6.C0MSL12DT6_6 6
|
|
C0MSL12DT6.C0MSL12DT6_5 5
|
|
C0MSL12DT6.C0MSL12DT6_4 4
|
|
C0MSL12DT6.C0MSL12DT6_3 3
|
|
C0MSL12DT6.C0MSL12DT6_2 2
|
|
C0MSL12DT6.C0MSL12DT6_1 1
|
|
C0MSL12DT6.C0MSL12DT6_0 0
|
|
C0MSL12DT7 0x008011CD CAN0 Message Slot 12 Data 7
|
|
C0MSL12DT7.C0MSL12DT7_15 15
|
|
C0MSL12DT7.C0MSL12DT7_14 14
|
|
C0MSL12DT7.C0MSL12DT7_13 13
|
|
C0MSL12DT7.C0MSL12DT7_12 12
|
|
C0MSL12DT7.C0MSL12DT7_11 11
|
|
C0MSL12DT7.C0MSL12DT7_10 10
|
|
C0MSL12DT7.C0MSL12DT7_9 9
|
|
C0MSL12DT7.C0MSL12DT7_8 8
|
|
C0MSL12TSP 0x008011CE CAN0 Message Slot 12 Time Stamp
|
|
C0MSL12TSP.C0MSL12TSP_15 15
|
|
C0MSL12TSP.C0MSL12TSP_14 14
|
|
C0MSL12TSP.C0MSL12TSP_13 13
|
|
C0MSL12TSP.C0MSL12TSP_12 12
|
|
C0MSL12TSP.C0MSL12TSP_11 11
|
|
C0MSL12TSP.C0MSL12TSP_10 10
|
|
C0MSL12TSP.C0MSL12TSP_9 9
|
|
C0MSL12TSP.C0MSL12TSP_8 8
|
|
C0MSL12TSP.C0MSL12TSP_7 7
|
|
C0MSL12TSP.C0MSL12TSP_6 6
|
|
C0MSL12TSP.C0MSL12TSP_5 5
|
|
C0MSL12TSP.C0MSL12TSP_4 4
|
|
C0MSL12TSP.C0MSL12TSP_3 3
|
|
C0MSL12TSP.C0MSL12TSP_2 2
|
|
C0MSL12TSP.C0MSL12TSP_1 1
|
|
C0MSL12TSP.C0MSL12TSP_0 0
|
|
C0MSL13SID0 0x008011D0 CAN0 Message Slot 13 Standard ID0
|
|
C0MSL13SID0.SID4 7 standard ID4
|
|
C0MSL13SID0.SID3 6 standard ID3
|
|
C0MSL13SID0.SID2 5 standard ID2
|
|
C0MSL13SID0.SID1 4 standard ID1
|
|
C0MSL13SID0.SID0 3 standard ID0
|
|
C0MSL13SID1 0x008011D1 CAN0 Message Slot 13 Standard ID1
|
|
C0MSL13SID1.SID10 15 standard ID10
|
|
C0MSL13SID1.SID9 14 standard ID9
|
|
C0MSL13SID1.SID8 13 standard ID8
|
|
C0MSL13SID1.SID7 12 standard ID7
|
|
C0MSL13SID1.SID6 11 standard ID6
|
|
C0MSL13SID1.SID5 10 standard ID5
|
|
C0MSL13EID0 0x008011D2 CAN0 Message Slot 13 Extended ID0
|
|
C0MSL13EID0.EID3 7 extended ID3
|
|
C0MSL13EID0.EID2 6 extended ID2
|
|
C0MSL13EID0.EID1 5 extended ID1
|
|
C0MSL13EID0.EID0 4 extended ID0
|
|
C0MSL13EID1 0x008011D3 CAN0 Message Slot 13 Extended ID1
|
|
C0MSL13EID1.EID11 15 extended ID11
|
|
C0MSL13EID1.EID10 14 extended ID10
|
|
C0MSL13EID1.EID9 13 extended ID9
|
|
C0MSL13EID1.EID8 12 extended ID8
|
|
C0MSL13EID1.EID7 11 extended ID7
|
|
C0MSL13EID1.EID6 10 extended ID6
|
|
C0MSL13EID1.EID5 9 extended ID5
|
|
C0MSL13EID1.EID4 8 extended ID4
|
|
C0MSL13EID2 0x008011D4 CAN0 Message Slot 13 Extended ID2
|
|
C0MSL13EID2.EID17 7 extended ID17
|
|
C0MSL13EID2.EID16 6 extended ID16
|
|
C0MSL13EID2.EID15 5 extended ID15
|
|
C0MSL13EID2.EID14 4 extended ID14
|
|
C0MSL13EID2.EID13 3 extended ID13
|
|
C0MSL13EID2.EID12 2 extended ID12
|
|
C0MSL13DLC 0x008011D5 CAN0 Message Slot 13 Data Length Register
|
|
C0MSL13DLC.DLC3 15 Sets data length
|
|
C0MSL13DLC.DLC2 14 Sets data length
|
|
C0MSL13DLC.DLC1 13 Sets data length
|
|
C0MSL13DLC.DLC0 12 Sets data length
|
|
C0MSL13DT0 0x008011D6 CAN0 Message Slot 13 Data 0
|
|
C0MSL13DT0.C0MSL13DT0_7 7
|
|
C0MSL13DT0.C0MSL13DT0_6 6
|
|
C0MSL13DT0.C0MSL13DT0_5 5
|
|
C0MSL13DT0.C0MSL13DT0_4 4
|
|
C0MSL13DT0.C0MSL13DT0_3 3
|
|
C0MSL13DT0.C0MSL13DT0_2 2
|
|
C0MSL13DT0.C0MSL13DT0_1 1
|
|
C0MSL13DT0.C0MSL13DT0_0 0
|
|
C0MSL13DT1 0x008011D7 CAN0 Message Slot 13 Data 1
|
|
C0MSL13DT1.C0MSL13DT1_15 15
|
|
C0MSL13DT1.C0MSL13DT1_14 14
|
|
C0MSL13DT1.C0MSL13DT1_13 13
|
|
C0MSL13DT1.C0MSL13DT1_12 12
|
|
C0MSL13DT1.C0MSL13DT1_11 11
|
|
C0MSL13DT1.C0MSL13DT1_10 10
|
|
C0MSL13DT1.C0MSL13DT1_9 9
|
|
C0MSL13DT1.C0MSL13DT1_8 8
|
|
C0MSL13DT2 0x008011D8 CAN0 Message Slot 13 Data 2
|
|
C0MSL13DT2.C0MSL13DT2_7 7
|
|
C0MSL13DT2.C0MSL13DT2_6 6
|
|
C0MSL13DT2.C0MSL13DT2_5 5
|
|
C0MSL13DT2.C0MSL13DT2_4 4
|
|
C0MSL13DT2.C0MSL13DT2_3 3
|
|
C0MSL13DT2.C0MSL13DT2_2 2
|
|
C0MSL13DT2.C0MSL13DT2_1 1
|
|
C0MSL13DT2.C0MSL13DT2_0 0
|
|
C0MSL13DT3 0x008011D9 CAN0 Message Slot 13 Data 3
|
|
C0MSL13DT3.C0MSL13DT3_15 15
|
|
C0MSL13DT3.C0MSL13DT3_14 14
|
|
C0MSL13DT3.C0MSL13DT3_13 13
|
|
C0MSL13DT3.C0MSL13DT3_12 12
|
|
C0MSL13DT3.C0MSL13DT3_11 11
|
|
C0MSL13DT3.C0MSL13DT3_10 10
|
|
C0MSL13DT3.C0MSL13DT3_9 9
|
|
C0MSL13DT3.C0MSL13DT3_8 8
|
|
C0MSL13DT4 0x008011DA CAN0 Message Slot 13 Data 4
|
|
C0MSL13DT4.C0MSL13DT4_7 7
|
|
C0MSL13DT4.C0MSL13DT4_6 6
|
|
C0MSL13DT4.C0MSL13DT4_5 5
|
|
C0MSL13DT4.C0MSL13DT4_4 4
|
|
C0MSL13DT4.C0MSL13DT4_3 3
|
|
C0MSL13DT4.C0MSL13DT4_2 2
|
|
C0MSL13DT4.C0MSL13DT4_1 1
|
|
C0MSL13DT4.C0MSL13DT4_0 0
|
|
C0MSL13DT5 0x008011DB CAN0 Message Slot 13 Data 5
|
|
C0MSL13DT5.C0MSL13DT5_15 15
|
|
C0MSL13DT5.C0MSL13DT5_14 14
|
|
C0MSL13DT5.C0MSL13DT5_13 13
|
|
C0MSL13DT5.C0MSL13DT5_12 12
|
|
C0MSL13DT5.C0MSL13DT5_11 11
|
|
C0MSL13DT5.C0MSL13DT5_10 10
|
|
C0MSL13DT5.C0MSL13DT5_9 9
|
|
C0MSL13DT5.C0MSL13DT5_8 8
|
|
C0MSL13DT6 0x008011DC CAN0 Message Slot 13 Data 6
|
|
C0MSL13DT6.C0MSL13DT6_7 7
|
|
C0MSL13DT6.C0MSL13DT6_6 6
|
|
C0MSL13DT6.C0MSL13DT6_5 5
|
|
C0MSL13DT6.C0MSL13DT6_4 4
|
|
C0MSL13DT6.C0MSL13DT6_3 3
|
|
C0MSL13DT6.C0MSL13DT6_2 2
|
|
C0MSL13DT6.C0MSL13DT6_1 1
|
|
C0MSL13DT6.C0MSL13DT6_0 0
|
|
C0MSL13DT7 0x008011DD CAN0 Message Slot 13 Data 7
|
|
C0MSL13DT7.C0MSL13DT7_15 15
|
|
C0MSL13DT7.C0MSL13DT7_14 14
|
|
C0MSL13DT7.C0MSL13DT7_13 13
|
|
C0MSL13DT7.C0MSL13DT7_12 12
|
|
C0MSL13DT7.C0MSL13DT7_11 11
|
|
C0MSL13DT7.C0MSL13DT7_10 10
|
|
C0MSL13DT7.C0MSL13DT7_9 9
|
|
C0MSL13DT7.C0MSL13DT7_8 8
|
|
C0MSL13TSP 0x008011DE CAN0 Message Slot 13 Time Stamp
|
|
C0MSL13TSP.C0MSL13TSP_15 15
|
|
C0MSL13TSP.C0MSL13TSP_14 14
|
|
C0MSL13TSP.C0MSL13TSP_13 13
|
|
C0MSL13TSP.C0MSL13TSP_12 12
|
|
C0MSL13TSP.C0MSL13TSP_11 11
|
|
C0MSL13TSP.C0MSL13TSP_10 10
|
|
C0MSL13TSP.C0MSL13TSP_9 9
|
|
C0MSL13TSP.C0MSL13TSP_8 8
|
|
C0MSL13TSP.C0MSL13TSP_7 7
|
|
C0MSL13TSP.C0MSL13TSP_6 6
|
|
C0MSL13TSP.C0MSL13TSP_5 5
|
|
C0MSL13TSP.C0MSL13TSP_4 4
|
|
C0MSL13TSP.C0MSL13TSP_3 3
|
|
C0MSL13TSP.C0MSL13TSP_2 2
|
|
C0MSL13TSP.C0MSL13TSP_1 1
|
|
C0MSL13TSP.C0MSL13TSP_0 0
|
|
C0MSL14SID0 0x008011E0 CAN0 Message Slot 14 Standard ID0
|
|
C0MSL14SID0.SID4 7 standard ID4
|
|
C0MSL14SID0.SID3 6 standard ID3
|
|
C0MSL14SID0.SID2 5 standard ID2
|
|
C0MSL14SID0.SID1 4 standard ID1
|
|
C0MSL14SID0.SID0 3 standard ID0
|
|
C0MSL14SID1 0x008011E1 CAN0 Message Slot 14 Standard ID1
|
|
C0MSL14SID1.SID10 15 standard ID10
|
|
C0MSL14SID1.SID9 14 standard ID9
|
|
C0MSL14SID1.SID8 13 standard ID8
|
|
C0MSL14SID1.SID7 12 standard ID7
|
|
C0MSL14SID1.SID6 11 standard ID6
|
|
C0MSL14SID1.SID5 10 standard ID5
|
|
C0MSL14EID0 0x008011E2 CAN0 Message Slot 14 Extended ID0
|
|
C0MSL14EID0.EID3 7 extended ID3
|
|
C0MSL14EID0.EID2 6 extended ID2
|
|
C0MSL14EID0.EID1 5 extended ID1
|
|
C0MSL14EID0.EID0 4 extended ID0
|
|
C0MSL14EID1 0x008011E3 CAN0 Message Slot 14 Extended ID1
|
|
C0MSL14EID1.EID11 15 extended ID11
|
|
C0MSL14EID1.EID10 14 extended ID10
|
|
C0MSL14EID1.EID9 13 extended ID9
|
|
C0MSL14EID1.EID8 12 extended ID8
|
|
C0MSL14EID1.EID7 11 extended ID7
|
|
C0MSL14EID1.EID6 10 extended ID6
|
|
C0MSL14EID1.EID5 9 extended ID5
|
|
C0MSL14EID1.EID4 8 extended ID4
|
|
C0MSL14EID2 0x008011E4 CAN0 Message Slot 14 Extended ID2
|
|
C0MSL14EID2.EID17 7 extended ID17
|
|
C0MSL14EID2.EID16 6 extended ID16
|
|
C0MSL14EID2.EID15 5 extended ID15
|
|
C0MSL14EID2.EID14 4 extended ID14
|
|
C0MSL14EID2.EID13 3 extended ID13
|
|
C0MSL14EID2.EID12 2 extended ID12
|
|
C0MSL14DLC 0x008011E5 CAN0 Message Slot 14 Data Length Register
|
|
C0MSL14DLC.DLC3 15 Sets data length
|
|
C0MSL14DLC.DLC2 14 Sets data length
|
|
C0MSL14DLC.DLC1 13 Sets data length
|
|
C0MSL14DLC.DLC0 12 Sets data length
|
|
C0MSL14DT0 0x008011E6 CAN0 Message Slot 14 Data 0
|
|
C0MSL14DT0.C0MSL14DT0_7 7
|
|
C0MSL14DT0.C0MSL14DT0_6 6
|
|
C0MSL14DT0.C0MSL14DT0_5 5
|
|
C0MSL14DT0.C0MSL14DT0_4 4
|
|
C0MSL14DT0.C0MSL14DT0_3 3
|
|
C0MSL14DT0.C0MSL14DT0_2 2
|
|
C0MSL14DT0.C0MSL14DT0_1 1
|
|
C0MSL14DT0.C0MSL14DT0_0 0
|
|
C0MSL14DT1 0x008011E7 CAN0 Message Slot 14 Data 1
|
|
C0MSL14DT1.C0MSL14DT1_15 15
|
|
C0MSL14DT1.C0MSL14DT1_14 14
|
|
C0MSL14DT1.C0MSL14DT1_13 13
|
|
C0MSL14DT1.C0MSL14DT1_12 12
|
|
C0MSL14DT1.C0MSL14DT1_11 11
|
|
C0MSL14DT1.C0MSL14DT1_10 10
|
|
C0MSL14DT1.C0MSL14DT1_9 9
|
|
C0MSL14DT1.C0MSL14DT1_8 8
|
|
C0MSL14DT2 0x008011E8 CAN0 Message Slot 14 Data 2
|
|
C0MSL14DT2.C0MSL14DT2_7 7
|
|
C0MSL14DT2.C0MSL14DT2_6 6
|
|
C0MSL14DT2.C0MSL14DT2_5 5
|
|
C0MSL14DT2.C0MSL14DT2_4 4
|
|
C0MSL14DT2.C0MSL14DT2_3 3
|
|
C0MSL14DT2.C0MSL14DT2_2 2
|
|
C0MSL14DT2.C0MSL14DT2_1 1
|
|
C0MSL14DT2.C0MSL14DT2_0 0
|
|
C0MSL14DT3 0x008011E9 CAN0 Message Slot 14 Data 3
|
|
C0MSL14DT3.C0MSL14DT3_15 15
|
|
C0MSL14DT3.C0MSL14DT3_14 14
|
|
C0MSL14DT3.C0MSL14DT3_13 13
|
|
C0MSL14DT3.C0MSL14DT3_12 12
|
|
C0MSL14DT3.C0MSL14DT3_11 11
|
|
C0MSL14DT3.C0MSL14DT3_10 10
|
|
C0MSL14DT3.C0MSL14DT3_9 9
|
|
C0MSL14DT3.C0MSL14DT3_8 8
|
|
C0MSL14DT4 0x008011EA CAN0 Message Slot 14 Data 4
|
|
C0MSL14DT4.C0MSL14DT4_7 7
|
|
C0MSL14DT4.C0MSL14DT4_6 6
|
|
C0MSL14DT4.C0MSL14DT4_5 5
|
|
C0MSL14DT4.C0MSL14DT4_4 4
|
|
C0MSL14DT4.C0MSL14DT4_3 3
|
|
C0MSL14DT4.C0MSL14DT4_2 2
|
|
C0MSL14DT4.C0MSL14DT4_1 1
|
|
C0MSL14DT4.C0MSL14DT4_0 0
|
|
C0MSL14DT5 0x008011EB CAN0 Message Slot 14 Data 5
|
|
C0MSL14DT5.C0MSL14DT5_15 15
|
|
C0MSL14DT5.C0MSL14DT5_14 14
|
|
C0MSL14DT5.C0MSL14DT5_13 13
|
|
C0MSL14DT5.C0MSL14DT5_12 12
|
|
C0MSL14DT5.C0MSL14DT5_11 11
|
|
C0MSL14DT5.C0MSL14DT5_10 10
|
|
C0MSL14DT5.C0MSL14DT5_9 9
|
|
C0MSL14DT5.C0MSL14DT5_8 8
|
|
C0MSL14DT6 0x008011EC CAN0 Message Slot 14 Data 6
|
|
C0MSL14DT6.C0MSL14DT6_7 7
|
|
C0MSL14DT6.C0MSL14DT6_6 6
|
|
C0MSL14DT6.C0MSL14DT6_5 5
|
|
C0MSL14DT6.C0MSL14DT6_4 4
|
|
C0MSL14DT6.C0MSL14DT6_3 3
|
|
C0MSL14DT6.C0MSL14DT6_2 2
|
|
C0MSL14DT6.C0MSL14DT6_1 1
|
|
C0MSL14DT6.C0MSL14DT6_0 0
|
|
C0MSL14DT7 0x008011ED CAN0 Message Slot 14 Data 7
|
|
C0MSL14DT7.C0MSL14DT7_15 15
|
|
C0MSL14DT7.C0MSL14DT7_14 14
|
|
C0MSL14DT7.C0MSL14DT7_13 13
|
|
C0MSL14DT7.C0MSL14DT7_12 12
|
|
C0MSL14DT7.C0MSL14DT7_11 11
|
|
C0MSL14DT7.C0MSL14DT7_10 10
|
|
C0MSL14DT7.C0MSL14DT7_9 9
|
|
C0MSL14DT7.C0MSL14DT7_8 8
|
|
C0MSL14TSP 0x008011EE CAN0 Message Slot 14 Time Stamp
|
|
C0MSL14TSP.C0MSL14TSP_15 15
|
|
C0MSL14TSP.C0MSL14TSP_14 14
|
|
C0MSL14TSP.C0MSL14TSP_13 13
|
|
C0MSL14TSP.C0MSL14TSP_12 12
|
|
C0MSL14TSP.C0MSL14TSP_11 11
|
|
C0MSL14TSP.C0MSL14TSP_10 10
|
|
C0MSL14TSP.C0MSL14TSP_9 9
|
|
C0MSL14TSP.C0MSL14TSP_8 8
|
|
C0MSL14TSP.C0MSL14TSP_7 7
|
|
C0MSL14TSP.C0MSL14TSP_6 6
|
|
C0MSL14TSP.C0MSL14TSP_5 5
|
|
C0MSL14TSP.C0MSL14TSP_4 4
|
|
C0MSL14TSP.C0MSL14TSP_3 3
|
|
C0MSL14TSP.C0MSL14TSP_2 2
|
|
C0MSL14TSP.C0MSL14TSP_1 1
|
|
C0MSL14TSP.C0MSL14TSP_0 0
|
|
C0MSL15SID0 0x008011F0 CAN0 Message Slot 15 Standard ID0
|
|
C0MSL15SID0.SID4 7 standard ID4
|
|
C0MSL15SID0.SID3 6 standard ID3
|
|
C0MSL15SID0.SID2 5 standard ID2
|
|
C0MSL15SID0.SID1 4 standard ID1
|
|
C0MSL15SID0.SID0 3 standard ID0
|
|
C0MSL15SID1 0x008011F1 CAN0 Message Slot 15 Standard ID1
|
|
C0MSL15SID1.SID10 15 standard ID10
|
|
C0MSL15SID1.SID9 14 standard ID9
|
|
C0MSL15SID1.SID8 13 standard ID8
|
|
C0MSL15SID1.SID7 12 standard ID7
|
|
C0MSL15SID1.SID6 11 standard ID6
|
|
C0MSL15SID1.SID5 10 standard ID5
|
|
C0MSL15EID0 0x008011F2 CAN0 Message Slot 15 Extended ID0
|
|
C0MSL15EID0.EID3 7 extended ID3
|
|
C0MSL15EID0.EID2 6 extended ID2
|
|
C0MSL15EID0.EID1 5 extended ID1
|
|
C0MSL15EID0.EID0 4 extended ID0
|
|
C0MSL15EID1 0x008011F3 CAN0 Message Slot 15 Extended ID1
|
|
C0MSL15EID1.EID11 15 extended ID11
|
|
C0MSL15EID1.EID10 14 extended ID10
|
|
C0MSL15EID1.EID9 13 extended ID9
|
|
C0MSL15EID1.EID8 12 extended ID8
|
|
C0MSL15EID1.EID7 11 extended ID7
|
|
C0MSL15EID1.EID6 10 extended ID6
|
|
C0MSL15EID1.EID5 9 extended ID5
|
|
C0MSL15EID1.EID4 8 extended ID4
|
|
C0MSL15EID2 0x008011F4 CAN0 Message Slot 15 Extended ID2
|
|
C0MSL15EID2.EID17 7 extended ID17
|
|
C0MSL15EID2.EID16 6 extended ID16
|
|
C0MSL15EID2.EID15 5 extended ID15
|
|
C0MSL15EID2.EID14 4 extended ID14
|
|
C0MSL15EID2.EID13 3 extended ID13
|
|
C0MSL15EID2.EID12 2 extended ID12
|
|
C0MSL15DLC 0x008011F5 CAN0 Message Slot 15 Data Length Register
|
|
C0MSL15DLC.DLC3 15 Sets data length
|
|
C0MSL15DLC.DLC2 14 Sets data length
|
|
C0MSL15DLC.DLC1 13 Sets data length
|
|
C0MSL15DLC.DLC0 12 Sets data length
|
|
C0MSL15DT0 0x008011F6 CAN0 Message Slot 15 Data 0
|
|
C0MSL15DT0.C0MSL15DT0_7 7
|
|
C0MSL15DT0.C0MSL15DT0_6 6
|
|
C0MSL15DT0.C0MSL15DT0_5 5
|
|
C0MSL15DT0.C0MSL15DT0_4 4
|
|
C0MSL15DT0.C0MSL15DT0_3 3
|
|
C0MSL15DT0.C0MSL15DT0_2 2
|
|
C0MSL15DT0.C0MSL15DT0_1 1
|
|
C0MSL15DT0.C0MSL15DT0_0 0
|
|
C0MSL15DT1 0x008011F7 CAN0 Message Slot 15 Data 1
|
|
C0MSL15DT1.C0MSL15DT1_15 15
|
|
C0MSL15DT1.C0MSL15DT1_14 14
|
|
C0MSL15DT1.C0MSL15DT1_13 13
|
|
C0MSL15DT1.C0MSL15DT1_12 12
|
|
C0MSL15DT1.C0MSL15DT1_11 11
|
|
C0MSL15DT1.C0MSL15DT1_10 10
|
|
C0MSL15DT1.C0MSL15DT1_9 9
|
|
C0MSL15DT1.C0MSL15DT1_8 8
|
|
C0MSL15DT2 0x008011F8 CAN0 Message Slot 15 Data 2
|
|
C0MSL15DT2.C0MSL15DT2_7 7
|
|
C0MSL15DT2.C0MSL15DT2_6 6
|
|
C0MSL15DT2.C0MSL15DT2_5 5
|
|
C0MSL15DT2.C0MSL15DT2_4 4
|
|
C0MSL15DT2.C0MSL15DT2_3 3
|
|
C0MSL15DT2.C0MSL15DT2_2 2
|
|
C0MSL15DT2.C0MSL15DT2_1 1
|
|
C0MSL15DT2.C0MSL15DT2_0 0
|
|
C0MSL15DT3 0x008011F9 CAN0 Message Slot 15 Data 3
|
|
C0MSL15DT3.C0MSL15DT3_15 15
|
|
C0MSL15DT3.C0MSL15DT3_14 14
|
|
C0MSL15DT3.C0MSL15DT3_13 13
|
|
C0MSL15DT3.C0MSL15DT3_12 12
|
|
C0MSL15DT3.C0MSL15DT3_11 11
|
|
C0MSL15DT3.C0MSL15DT3_10 10
|
|
C0MSL15DT3.C0MSL15DT3_9 9
|
|
C0MSL15DT3.C0MSL15DT3_8 8
|
|
C0MSL15DT4 0x008011FA CAN0 Message Slot 15 Data 4
|
|
C0MSL15DT4.C0MSL15DT4_7 7
|
|
C0MSL15DT4.C0MSL15DT4_6 6
|
|
C0MSL15DT4.C0MSL15DT4_5 5
|
|
C0MSL15DT4.C0MSL15DT4_4 4
|
|
C0MSL15DT4.C0MSL15DT4_3 3
|
|
C0MSL15DT4.C0MSL15DT4_2 2
|
|
C0MSL15DT4.C0MSL15DT4_1 1
|
|
C0MSL15DT4.C0MSL15DT4_0 0
|
|
C0MSL15DT5 0x008011FB CAN0 Message Slot 15 Data 5
|
|
C0MSL15DT5.C0MSL15DT5_15 15
|
|
C0MSL15DT5.C0MSL15DT5_14 14
|
|
C0MSL15DT5.C0MSL15DT5_13 13
|
|
C0MSL15DT5.C0MSL15DT5_12 12
|
|
C0MSL15DT5.C0MSL15DT5_11 11
|
|
C0MSL15DT5.C0MSL15DT5_10 10
|
|
C0MSL15DT5.C0MSL15DT5_9 9
|
|
C0MSL15DT5.C0MSL15DT5_8 8
|
|
C0MSL15DT6 0x008011FC CAN0 Message Slot 15 Data 6
|
|
C0MSL15DT6.C0MSL15DT6_7 7
|
|
C0MSL15DT6.C0MSL15DT6_6 6
|
|
C0MSL15DT6.C0MSL15DT6_5 5
|
|
C0MSL15DT6.C0MSL15DT6_4 4
|
|
C0MSL15DT6.C0MSL15DT6_3 3
|
|
C0MSL15DT6.C0MSL15DT6_2 2
|
|
C0MSL15DT6.C0MSL15DT6_1 1
|
|
C0MSL15DT6.C0MSL15DT6_0 0
|
|
C0MSL15DT7 0x008011FD CAN0 Message Slot 15 Data 7
|
|
C0MSL15DT7.C0MSL15DT7_15 15
|
|
C0MSL15DT7.C0MSL15DT7_14 14
|
|
C0MSL15DT7.C0MSL15DT7_13 13
|
|
C0MSL15DT7.C0MSL15DT7_12 12
|
|
C0MSL15DT7.C0MSL15DT7_11 11
|
|
C0MSL15DT7.C0MSL15DT7_10 10
|
|
C0MSL15DT7.C0MSL15DT7_9 9
|
|
C0MSL15DT7.C0MSL15DT7_8 8
|
|
C0MSL15TSP 0x008011FE CAN0 Message Slot 15 Time Stamp
|
|
C0MSL15TSP.C0MSL15TSP_15 15
|
|
C0MSL15TSP.C0MSL15TSP_14 14
|
|
C0MSL15TSP.C0MSL15TSP_13 13
|
|
C0MSL15TSP.C0MSL15TSP_12 12
|
|
C0MSL15TSP.C0MSL15TSP_11 11
|
|
C0MSL15TSP.C0MSL15TSP_10 10
|
|
C0MSL15TSP.C0MSL15TSP_9 9
|
|
C0MSL15TSP.C0MSL15TSP_8 8
|
|
C0MSL15TSP.C0MSL15TSP_7 7
|
|
C0MSL15TSP.C0MSL15TSP_6 6
|
|
C0MSL15TSP.C0MSL15TSP_5 5
|
|
C0MSL15TSP.C0MSL15TSP_4 4
|
|
C0MSL15TSP.C0MSL15TSP_3 3
|
|
C0MSL15TSP.C0MSL15TSP_2 2
|
|
C0MSL15TSP.C0MSL15TSP_1 1
|
|
C0MSL15TSP.C0MSL15TSP_0 0
|
|
|
|
|
|
.M32170F4VFP_WG
|
|
; e32170um.pdf
|
|
|
|
; MEMORY MAP
|
|
area DATA ROM_ 0x00000000:0x00080000 Internal ROM area
|
|
area BSS RESERVED 0x00080000:0x00100000 Reserved area (512 Kbytes)
|
|
area DATA CS0_ 0x00100000:0x00200000 CS0 area
|
|
area DATA CS1_ 0x00200000:0x00400000 CS1 area
|
|
area DATA Ghost_1 0x00400000:0x00800000 Ghost area in 4 Mbytes
|
|
area DATA FSR_1 0x00800000:0x00800008
|
|
area BSS RESERVED 0x00800008:0x00800060
|
|
area DATA FSR_2 0x00800060:0x00800180
|
|
area BSS RESERVED 0x00800180:0x00800201
|
|
area DATA FSR_3 0x00800201:0x00800479
|
|
area BSS RESERVED 0x00800479:0x00800700
|
|
area DATA FSR_4 0x00800700:0x008007F4
|
|
area BSS RESERVED 0x008007F4:0x00800A00
|
|
area DATA FSR_5 0x00800A00:0x00800A28
|
|
area BSS RESERVED 0x00800A28:0x00800A80
|
|
area DATA FSR_6 0x00800A80:0x00800AB0
|
|
area BSS RESERVED 0x00800AB0:0x00800AD0
|
|
area DATA FSR_7 0x00800AD0:0x00800AF0
|
|
area BSS RESERVED 0x00800AF0:0x00800B8C
|
|
area DATA FSR_8 0x00800B8C:0x00800BE0
|
|
area BSS RESERVED 0x00800BE0:0x00800C8C
|
|
area DATA FSR_9 0x00800C8C:0x00800CE0
|
|
area BSS RESERVED 0x00800CE0:0x00800FE0
|
|
area DATA FSR_10 0x00800FE0:0x00801060
|
|
area BSS RESERVED 0x00801060:0x00801100
|
|
area DATA FSR_11 0x00801100:0x00801200
|
|
area BSS RESERVED 0x00801200:0x00804000
|
|
area DATA RAM_ 0x00804000:0x0080C000 Internal RAM area (32 Kbytes)
|
|
area BSS RESERVED 0x0080C000:0x00820000
|
|
area DATA Ghost_2 0x00820000:0x01000000 Ghost area in units of 128 Kbytes
|
|
|
|
|
|
; Interrupt and reset vector assignments
|
|
interrupt MJT_I_4 0x00000094 MJT Input Interrupt 4
|
|
interrupt MJT_I_3 0x00000098 MJT Input Interrupt 3
|
|
interrupt MJT_I_2 0x0000009C MJT Input Interrupt 2
|
|
interrupt MJT_I_1 0x000000A0 MJT Input Interrupt 1
|
|
interrupt MJT_I_0 0x000000A4 MJT Input Interrupt 0
|
|
interrupt MJT_O_7 0x000000A8 MJT Output Interrupt 7
|
|
interrupt MJT_O_6 0x000000AC MJT Output Interrupt 6
|
|
interrupt MJT_O_5 0x000000B0 MJT Output Interrupt 5
|
|
interrupt MJT_O_4 0x000000B4 MJT Output Interrupt 4
|
|
interrupt MJT_O_3 0x000000B8 MJT Output Interrupt 3
|
|
interrupt MJT_O_2 0x000000BC MJT Output Interrupt 2
|
|
interrupt MJT_O_1 0x000000C0 MJT Output Interrupt 1
|
|
interrupt MJT_O_0 0x000000C4 MJT Output Interrupt 0
|
|
interrupt DMA0_4 0x000000C8 DMA0-4 Interrupt
|
|
interrupt SIO1_R 0x000000CC SIO1 Receive Interruptt
|
|
interrupt SIO1_T 0x000000D0 SIO1 Transmit Interruptt
|
|
interrupt SIO0_R 0x000000D4 SIO0 Receive Interruptt
|
|
interrupt SIO0_T 0x000000D8 SIO0 Transmit Interruptt
|
|
interrupt A_D0_C 0x000000DC A-D0 Converter Interruptt
|
|
interrupt TID0_O 0x000000E0 TID0 Output Interruptt
|
|
interrupt TOD0_O 0x000000E4 TOD0 Output Interruptt
|
|
interrupt DMA5_9 0x000000E8 DMA5-9 Interruptt
|
|
interrupt SIO2_3_T_R 0x000000EC SIO2,3 Transmit/Receive Interrupt
|
|
interrupt RTD_I 0x000000F0 RTD Interruptt
|
|
interrupt TID1_O 0x000000F4 TID1 Output Interrupt
|
|
interrupt TOD1_TOM0_O 0x000000F8 TOD1+TOM0 Output Interrupt
|
|
interrupt SIO4_5_T_R 0x000000FC SIO4,5 Transmit/Receive Interrupt
|
|
interrupt A_D1_C 0x00000100 A-D1 Converter Interrupt
|
|
interrupt TID2_O 0x00000104 TID2 Output Interrupt
|
|
interrupt TML1_I 0x00000108 TML1 Input Interrupt
|
|
interrupt CAN0_T_R_E 0x0000010C CAN0 Transmit/Receive & Error Interrupt
|
|
|
|
|
|
; INPUT/ OUTPUT PORTS
|
|
IVECT 0x00800000 Interrupt Vector Register
|
|
RESERVED00800002 0x00800002 RESERVED
|
|
RESERVED00800003 0x00800003 RESERVED
|
|
IMASK 0x00800004 Interrupt Mask Register
|
|
IMASK.IMASK7 7 Interrupt mask
|
|
IMASK.IMASK6 6 Interrupt mask
|
|
IMASK.IMASK5 5 Interrupt mask
|
|
RESERVED00800005 0x00800005 RESERVED
|
|
SBICR 0x00800006 SBI Control Register
|
|
SBICR.SBIREQ 7 SBI request
|
|
RESERVED00800007 0x00800007 RESERVED
|
|
ICAN0CR 0x00800060 CAN0 Transmit/Receive & Error Interrupt Control Register
|
|
ICAN0CR.ILEVEL_15 15 Interrupt priority level
|
|
ICAN0CR.ILEVEL_14 14 Interrupt priority level
|
|
ICAN0CR.ILEVEL_13 13 Interrupt priority level
|
|
ICAN0CR.IREQ 11 Interrupt request
|
|
ITML1CR 0x00800061 TML1 Input Interrupt Control Register
|
|
ITML1CR.ILEVEL_7 7 Interrupt priority level
|
|
ITML1CR.ILEVEL_6 6 Interrupt priority level
|
|
ITML1CR.ILEVEL_5 5 Interrupt priority level
|
|
ITML1CR.IREQ 3 Interrupt request
|
|
ITID2CR 0x00800062 TID2 Output Interrupt Control Register
|
|
ITID2CR.ILEVEL_15 15 Interrupt priority level
|
|
ITID2CR.ILEVEL_14 14 Interrupt priority level
|
|
ITID2CR.ILEVEL_13 13 Interrupt priority level
|
|
ITID2CR.IREQ 11 Interrupt request
|
|
IAD1CCR 0x00800063 A-D1 Conversion Interrupt Control Register
|
|
IAD1CCR.ILEVEL_7 7 Interrupt priority level
|
|
IAD1CCR.ILEVEL_6 6 Interrupt priority level
|
|
IAD1CCR.ILEVEL_5 5 Interrupt priority level
|
|
IAD1CCR.IREQ 3 Interrupt request
|
|
ISIO45CR 0x00800064 SIO4,5 Transmit/Receive Interrupt Control Register
|
|
ISIO45CR.ILEVEL_15 15 Interrupt priority level
|
|
ISIO45CR.ILEVEL_14 14 Interrupt priority level
|
|
ISIO45CR.ILEVEL_13 13 Interrupt priority level
|
|
ISIO45CR.IREQ 11 Interrupt request
|
|
ITOM0CR 0x00800065 TOD1-TOM0 Output Interrupt Control Register
|
|
ITOM0CR.ILEVEL_7 7 Interrupt priority level
|
|
ITOM0CR.ILEVEL_6 6 Interrupt priority level
|
|
ITOM0CR.ILEVEL_5 5 Interrupt priority level
|
|
ITOM0CR.IREQ 3 Interrupt request
|
|
ITID1CR 0x00800066 TID1 Output Interrupt Control Register
|
|
ITID1CR.ILEVEL_15 15 Interrupt priority level
|
|
ITID1CR.ILEVEL_14 14 Interrupt priority level
|
|
ITID1CR.ILEVEL_13 13 Interrupt priority level
|
|
ITID1CR.IREQ 11 Interrupt request
|
|
IRTDCR 0x00800067 RTD Interrupt Control Register
|
|
IRTDCR.ILEVEL_7 7 Interrupt priority level
|
|
IRTDCR.ILEVEL_6 6 Interrupt priority level
|
|
IRTDCR.ILEVEL_5 5 Interrupt priority level
|
|
IRTDCR.IREQ 3 Interrupt request
|
|
ISO23CR 0x00800068 SIO2,3 Transmit/Receive Interrupt Control Register
|
|
ISO23CR.ILEVEL_15 15 Interrupt priority level
|
|
ISO23CR.ILEVEL_14 14 Interrupt priority level
|
|
ISO23CR.ILEVEL_13 13 Interrupt priority level
|
|
ISO23CR.IREQ 11 Interrupt request
|
|
IDMA59CR 0x00800069 DMA5-9 Interrupt Control Register
|
|
IDMA59CR.ILEVEL_7 7 Interrupt priority level
|
|
IDMA59CR.ILEVEL_6 6 Interrupt priority level
|
|
IDMA59CR.ILEVEL_5 5 Interrupt priority level
|
|
IDMA59CR.IREQ 3 Interrupt request
|
|
ITOD0CR 0x0080006A TOD0 Output Interrupt Control Register
|
|
ITOD0CR.ILEVEL_15 15 Interrupt priority level
|
|
ITOD0CR.ILEVEL_14 14 Interrupt priority level
|
|
ITOD0CR.ILEVEL_13 13 Interrupt priority level
|
|
ITOD0CR.IREQ 11 Interrupt request
|
|
ITID0CR 0x0080006B TID0 Output Interrupt Control Register
|
|
ITID0CR.ILEVEL_7 7 Interrupt priority level
|
|
ITID0CR.ILEVEL_6 6 Interrupt priority level
|
|
ITID0CR.ILEVEL_5 5 Interrupt priority level
|
|
ITID0CR.IREQ 3 Interrupt request
|
|
IAD0CCR 0x0080006C A-D0 Conversion Interrupt Control Register
|
|
IAD0CCR.ILEVEL_15 15 Interrupt priority level
|
|
IAD0CCR.ILEVEL_14 14 Interrupt priority level
|
|
IAD0CCR.ILEVEL_13 13 Interrupt priority level
|
|
IAD0CCR.IREQ 11 Interrupt request
|
|
ISIO0TXCR 0x0080006D SIO0 Transmit Interrupt Control Register
|
|
ISIO0TXCR.ILEVEL_7 7 Interrupt priority level
|
|
ISIO0TXCR.ILEVEL_6 6 Interrupt priority level
|
|
ISIO0TXCR.ILEVEL_5 5 Interrupt priority level
|
|
ISIO0TXCR.IREQ 3 Interrupt request
|
|
ISIO0RXCR 0x0080006E SIO0 Receive Interrupt Control Register
|
|
ISIO0RXCR.ILEVEL_15 15 Interrupt priority level
|
|
ISIO0RXCR.ILEVEL_14 14 Interrupt priority level
|
|
ISIO0RXCR.ILEVEL_13 13 Interrupt priority level
|
|
ISIO0RXCR.IREQ 11 Interrupt request
|
|
ISIO1TXCR 0x0080006F SIO1 Transmit Interrupt Control Register
|
|
ISIO1TXCR.ILEVEL_7 7 Interrupt priority level
|
|
ISIO1TXCR.ILEVEL_6 6 Interrupt priority level
|
|
ISIO1TXCR.ILEVEL_5 5 Interrupt priority level
|
|
ISIO1TXCR.IREQ 3 Interrupt request
|
|
ISIO1RXCR 0x00800070 SIO1 Receive Interrupt Control Register
|
|
ISIO1RXCR.ILEVEL_15 15 Interrupt priority level
|
|
ISIO1RXCR.ILEVEL_14 14 Interrupt priority level
|
|
ISIO1RXCR.ILEVEL_13 13 Interrupt priority level
|
|
ISIO1RXCR.IREQ 11 Interrupt request
|
|
IDMA04CR 0x00800071 DMA0-4 Interrupt Control Register
|
|
IDMA04CR.ILEVEL_7 7 Interrupt priority level
|
|
IDMA04CR.ILEVEL_6 6 Interrupt priority level
|
|
IDMA04CR.ILEVEL_5 5 Interrupt priority level
|
|
IDMA04CR.IREQ 3 Interrupt request
|
|
IMJTOCR0 0x00800072 MJT Output Interrupt Control Register 0
|
|
IMJTOCR0.ILEVEL_15 15 Interrupt priority level
|
|
IMJTOCR0.ILEVEL_14 14 Interrupt priority level
|
|
IMJTOCR0.ILEVEL_13 13 Interrupt priority level
|
|
IMJTOCR0.IREQ 11 Interrupt request
|
|
IMJTOCR1 0x00800073 MJT Output Interrupt Control Register 1
|
|
IMJTOCR1.ILEVEL_7 7 Interrupt priority level
|
|
IMJTOCR1.ILEVEL_6 6 Interrupt priority level
|
|
IMJTOCR1.ILEVEL_5 5 Interrupt priority level
|
|
IMJTOCR1.IREQ 3 Interrupt request
|
|
IMJTOCR2 0x00800074 MJT Output Interrupt Control Register 2
|
|
IMJTOCR2.ILEVEL_15 15 Interrupt priority level
|
|
IMJTOCR2.ILEVEL_14 14 Interrupt priority level
|
|
IMJTOCR2.ILEVEL_13 13 Interrupt priority level
|
|
IMJTOCR2.IREQ 11 Interrupt request
|
|
IMJTOCR3 0x00800075 MJT Output Interrupt Control Register 3
|
|
IMJTOCR3.ILEVEL_7 7 Interrupt priority level
|
|
IMJTOCR3.ILEVEL_6 6 Interrupt priority level
|
|
IMJTOCR3.ILEVEL_5 5 Interrupt priority level
|
|
IMJTOCR3.IREQ 3 Interrupt request
|
|
IMJTOCR4 0x00800076 MJT Output Interrupt Control Register 4
|
|
IMJTOCR4.ILEVEL_15 15 Interrupt priority level
|
|
IMJTOCR4.ILEVEL_14 14 Interrupt priority level
|
|
IMJTOCR4.ILEVEL_13 13 Interrupt priority level
|
|
IMJTOCR4.IREQ 11 Interrupt request
|
|
IMJTOCR5 0x00800077 MJT Output Interrupt Control Register 5
|
|
IMJTOCR5.ILEVEL_7 7 Interrupt priority level
|
|
IMJTOCR5.ILEVEL_6 6 Interrupt priority level
|
|
IMJTOCR5.ILEVEL_5 5 Interrupt priority level
|
|
IMJTOCR5.IREQ 3 Interrupt request
|
|
IMJTOCR6 0x00800078 MJT Output Interrupt Control Register 6
|
|
IMJTOCR6.ILEVEL_15 15 Interrupt priority level
|
|
IMJTOCR6.ILEVEL_14 14 Interrupt priority level
|
|
IMJTOCR6.ILEVEL_13 13 Interrupt priority level
|
|
IMJTOCR6.IREQ 11 Interrupt request
|
|
IMJTOCR7 0x00800079 MJT Output Interrupt Control Register 7
|
|
IMJTOCR7.ILEVEL_7 7 Interrupt priority level
|
|
IMJTOCR7.ILEVEL_6 6 Interrupt priority level
|
|
IMJTOCR7.ILEVEL_5 5 Interrupt priority level
|
|
IMJTOCR7.IREQ 3 Interrupt request
|
|
IMJTICR0 0x0080007A MJT Input Interrupt Control Register 0
|
|
IMJTICR0.ILEVEL_15 15 Interrupt priority level
|
|
IMJTICR0.ILEVEL_14 14 Interrupt priority level
|
|
IMJTICR0.ILEVEL_13 13 Interrupt priority level
|
|
IMJTICR0.IREQ 11 Interrupt request
|
|
IMJTICR1 0x0080007B MJT Input Interrupt Control Register 1
|
|
IMJTICR1.ILEVEL_7 7 Interrupt priority level
|
|
IMJTICR1.ILEVEL_6 6 Interrupt priority level
|
|
IMJTICR1.ILEVEL_5 5 Interrupt priority level
|
|
IMJTICR1.IREQ 3 Interrupt request
|
|
IMJTICR2 0x0080007C MJT Input Interrupt Control Register 2
|
|
IMJTICR2.ILEVEL_15 15 Interrupt priority level
|
|
IMJTICR2.ILEVEL_14 14 Interrupt priority level
|
|
IMJTICR2.ILEVEL_13 13 Interrupt priority level
|
|
IMJTICR2.IREQ 11 Interrupt request
|
|
IMJTICR3 0x0080007D MJT Input Interrupt Control Register 3
|
|
IMJTICR3.ILEVEL_7 7 Interrupt priority level
|
|
IMJTICR3.ILEVEL_6 6 Interrupt priority level
|
|
IMJTICR3.ILEVEL_5 5 Interrupt priority level
|
|
IMJTICR3.IREQ 3 Interrupt request
|
|
IMJTICR4 0x0080007E MJT Input Interrupt Control Register 4
|
|
IMJTICR4.ILEVEL_15 15 Interrupt priority level
|
|
IMJTICR4.ILEVEL_14 14 Interrupt priority level
|
|
IMJTICR4.ILEVEL_13 13 Interrupt priority level
|
|
IMJTICR4.IREQ 11 Interrupt request
|
|
RESERVED0080007F 0x0080007F RESERVED
|
|
AD0SIM0 0x00800080 A-D0 Single Mode Register 0
|
|
AD0SIM0.AD0SSTT 7 A-D0 conversion start
|
|
AD0SIM0.AD0SSTP 6 A-D0 conversion stop
|
|
AD0SIM0.AD0SCMP 5 A-D0 conversion/comparate completed
|
|
AD0SIM0.AD0SREQ 4 Interrupt request/DMA transfer request selection
|
|
AD0SIM0.AD0SSEL 3 A-D0 conversion start trigger selection
|
|
AD0SIM0.AD0STRG 2 A-D0 hardware trigger selection
|
|
AD0SIM1 0x00800081 A-D0 Single Mode Register 1
|
|
AD0SIM1.AN0SEL_15 15 Analog input pin selection
|
|
AD0SIM1.AN0SEL_14 14 Analog input pin selection
|
|
AD0SIM1.AN0SEL_13 13 Analog input pin selection
|
|
AD0SIM1.AN0SEL_12 12 Analog input pin selection
|
|
AD0SIM1.AD0SSPD 9 A-D0 conversion rate selection
|
|
AD0SIM1.AD0SMSL 8 A-D0 conversion mode selection
|
|
RESERVED00800082 0x00800082 RESERVED
|
|
RESERVED00800083 0x00800083 RESERVED
|
|
AD0SCM0 0x00800084 A-D0 Scan Mode Register 0
|
|
AD0SCM0.AD0CSTT 7 A-D0 conversion start
|
|
AD0SCM0.AD0CSTP 6 A-D0 conversion stop
|
|
AD0SCM0.AD0CCMP 5 A-D0 conversion completed
|
|
AD0SCM0.AD0CREQ 4 Interrupt request/DMA request selection
|
|
AD0SCM0.AD0CSEL 3 A-D0 conversion start trigger selection
|
|
AD0SCM0.AD0CTRG 2 A-D0 hardware trigger selection
|
|
AD0SCM0.AD0CMSL 1 A-D0 scan mode selection
|
|
AD0SCM1 0x00800085 A-D0 Scan Mode Register 1
|
|
AD0SCM1.AN0SCAN_15 15 A-D0 scan loop selection
|
|
AD0SCM1.AN0SCAN_14 14 A-D0 scan loop selection
|
|
AD0SCM1.AN0SCAN_13 13 A-D0 scan loop selection
|
|
AD0SCM1.AN0SCAN_12 12 A-D0 scan loop selection
|
|
AD0SCM1.AD0CSPD 9 A-D0 conversion rate selection
|
|
RESERVED00800086 0x00800086 RESERVED
|
|
RESERVED00800087 0x00800087 RESERVED
|
|
AD0SAR 0x00800088 A-D0 Successive Approximation Register
|
|
AD0SAR.AD0SAR_15 15 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_14 14 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_13 13 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_12 12 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_11 11 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_10 10 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_9 9 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_8 8 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_7 7 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_6 6 A-D0 successive approximation value/comparison value
|
|
RESERVED0080008A 0x0080008A RESERVED
|
|
RESERVED0080008B 0x0080008B RESERVED
|
|
AD0CMP 0x0080008C A-D0 Comparate Data Register
|
|
AD0CMP.AD0CMP15 15 A-D0 comparate result flag bit 15
|
|
AD0CMP.AD0CMP14 14 A-D0 comparate result flag bit 14
|
|
AD0CMP.AD0CMP13 13 A-D0 comparate result flag bit 13
|
|
AD0CMP.AD0CMP12 12 A-D0 comparate result flag bit 12
|
|
AD0CMP.AD0CMP11 11 A-D0 comparate result flag bit 11
|
|
AD0CMP.AD0CMP10 10 A-D0 comparate result flag bit 10
|
|
AD0CMP.AD0CMP9 9 A-D0 comparate result flag bit 9
|
|
AD0CMP.AD0CMP8 8 A-D0 comparate result flag bit 8
|
|
AD0CMP.AD0CMP7 7 A-D0 comparate result flag bit 7
|
|
AD0CMP.AD0CMP6 6 A-D0 comparate result flag bit 6
|
|
AD0CMP.AD0CMP5 5 A-D0 comparate result flag bit 5
|
|
AD0CMP.AD0CMP4 4 A-D0 comparate result flag bit 4
|
|
AD0CMP.AD0CMP3 3 A-D0 comparate result flag bit 3
|
|
AD0CMP.AD0CMP2 2 A-D0 comparate result flag bit 2
|
|
AD0CMP.AD0CMP1 1 A-D0 comparate result flag bit 1
|
|
AD0CMP.AD0CMP0 0 A-D0 comparate result flag bit 0
|
|
RESERVED0080008E 0x0080008E RESERVED
|
|
RESERVED0080008F 0x0080008F RESERVED
|
|
AD0DT0 0x00800090 10-bit A-D0 Data Register 0
|
|
AD0DT0.AD0DT0_15 15 A-D0 data bit 15
|
|
AD0DT0.AD0DT0_14 14 A-D0 data bit 14
|
|
AD0DT0.AD0DT0_13 13 A-D0 data bit 13
|
|
AD0DT0.AD0DT0_12 12 A-D0 data bit 12
|
|
AD0DT0.AD0DT0_11 11 A-D0 data bit 11
|
|
AD0DT0.AD0DT0_10 10 A-D0 data bit 10
|
|
AD0DT0.AD0DT0_9 9 A-D0 data bit 9
|
|
AD0DT0.AD0DT0_8 8 A-D0 data bit 8
|
|
AD0DT0.AD0DT0_7 7 A-D0 data bit 7
|
|
AD0DT0.AD0DT0_6 6 A-D0 data bit 6
|
|
AD0DT1 0x00800092 10-bit A-D0 Data Register 1
|
|
AD0DT1.AD0DT1_15 15 A-D0 data bit 15
|
|
AD0DT1.AD0DT1_14 14 A-D0 data bit 14
|
|
AD0DT1.AD0DT1_13 13 A-D0 data bit 13
|
|
AD0DT1.AD0DT1_12 12 A-D0 data bit 12
|
|
AD0DT1.AD0DT1_11 11 A-D0 data bit 11
|
|
AD0DT1.AD0DT1_10 10 A-D0 data bit 10
|
|
AD0DT1.AD0DT1_9 9 A-D0 data bit 9
|
|
AD0DT1.AD0DT1_8 8 A-D0 data bit 8
|
|
AD0DT1.AD0DT1_7 7 A-D0 data bit 7
|
|
AD0DT1.AD0DT1_6 6 A-D0 data bit 6
|
|
AD0DT2 0x00800094 10-bit A-D0 Data Register 2
|
|
AD0DT2.AD0DT2_15 15 A-D0 data bit 15
|
|
AD0DT2.AD0DT2_14 14 A-D0 data bit 14
|
|
AD0DT2.AD0DT2_13 13 A-D0 data bit 13
|
|
AD0DT2.AD0DT2_12 12 A-D0 data bit 12
|
|
AD0DT2.AD0DT2_11 11 A-D0 data bit 11
|
|
AD0DT2.AD0DT2_10 10 A-D0 data bit 10
|
|
AD0DT2.AD0DT2_9 9 A-D0 data bit 9
|
|
AD0DT2.AD0DT2_8 8 A-D0 data bit 8
|
|
AD0DT2.AD0DT2_7 7 A-D0 data bit 7
|
|
AD0DT2.AD0DT2_6 6 A-D0 data bit 6
|
|
AD0DT3 0x00800096 10-bit A-D0 Data Register 3
|
|
AD0DT3.AD0DT3_15 15 A-D0 data bit 15
|
|
AD0DT3.AD0DT3_14 14 A-D0 data bit 14
|
|
AD0DT3.AD0DT3_13 13 A-D0 data bit 13
|
|
AD0DT3.AD0DT3_12 12 A-D0 data bit 12
|
|
AD0DT3.AD0DT3_11 11 A-D0 data bit 11
|
|
AD0DT3.AD0DT3_10 10 A-D0 data bit 10
|
|
AD0DT3.AD0DT3_9 9 A-D0 data bit 9
|
|
AD0DT3.AD0DT3_8 8 A-D0 data bit 8
|
|
AD0DT3.AD0DT3_7 7 A-D0 data bit 7
|
|
AD0DT3.AD0DT3_6 6 A-D0 data bit 6
|
|
AD0DT4 0x00800098 10-bit A-D0 Data Register 4
|
|
AD0DT4.AD0DT4_15 15 A-D0 data bit 15
|
|
AD0DT4.AD0DT4_14 14 A-D0 data bit 14
|
|
AD0DT4.AD0DT4_13 13 A-D0 data bit 13
|
|
AD0DT4.AD0DT4_12 12 A-D0 data bit 12
|
|
AD0DT4.AD0DT4_11 11 A-D0 data bit 11
|
|
AD0DT4.AD0DT4_10 10 A-D0 data bit 10
|
|
AD0DT4.AD0DT4_9 9 A-D0 data bit 9
|
|
AD0DT4.AD0DT4_8 8 A-D0 data bit 8
|
|
AD0DT4.AD0DT4_7 7 A-D0 data bit 7
|
|
AD0DT4.AD0DT4_6 6 A-D0 data bit 6
|
|
AD0DT5 0x0080009A 10-bit A-D0 Data Register 5
|
|
AD0DT5.AD0DT5_15 15 A-D0 data bit 15
|
|
AD0DT5.AD0DT5_14 14 A-D0 data bit 14
|
|
AD0DT5.AD0DT5_13 13 A-D0 data bit 13
|
|
AD0DT5.AD0DT5_12 12 A-D0 data bit 12
|
|
AD0DT5.AD0DT5_11 11 A-D0 data bit 11
|
|
AD0DT5.AD0DT5_10 10 A-D0 data bit 10
|
|
AD0DT5.AD0DT5_9 9 A-D0 data bit 9
|
|
AD0DT5.AD0DT5_8 8 A-D0 data bit 8
|
|
AD0DT5.AD0DT5_7 7 A-D0 data bit 7
|
|
AD0DT5.AD0DT5_6 6 A-D0 data bit 6
|
|
AD0DT6 0x0080009C 10-bit A-D0 Data Register 6
|
|
AD0DT6.AD0DT6_15 15 A-D0 data bit 15
|
|
AD0DT6.AD0DT6_14 14 A-D0 data bit 14
|
|
AD0DT6.AD0DT6_13 13 A-D0 data bit 13
|
|
AD0DT6.AD0DT6_12 12 A-D0 data bit 12
|
|
AD0DT6.AD0DT6_11 11 A-D0 data bit 11
|
|
AD0DT6.AD0DT6_10 10 A-D0 data bit 10
|
|
AD0DT6.AD0DT6_9 9 A-D0 data bit 9
|
|
AD0DT6.AD0DT6_8 8 A-D0 data bit 8
|
|
AD0DT6.AD0DT6_7 7 A-D0 data bit 7
|
|
AD0DT6.AD0DT6_6 6 A-D0 data bit 6
|
|
AD0DT7 0x0080009E 10-bit A-D0 Data Register 7
|
|
AD0DT7.AD0DT7_15 15 A-D0 data bit 15
|
|
AD0DT7.AD0DT7_14 14 A-D0 data bit 14
|
|
AD0DT7.AD0DT7_13 13 A-D0 data bit 13
|
|
AD0DT7.AD0DT7_12 12 A-D0 data bit 12
|
|
AD0DT7.AD0DT7_11 11 A-D0 data bit 11
|
|
AD0DT7.AD0DT7_10 10 A-D0 data bit 10
|
|
AD0DT7.AD0DT7_9 9 A-D0 data bit 9
|
|
AD0DT7.AD0DT7_8 8 A-D0 data bit 8
|
|
AD0DT7.AD0DT7_7 7 A-D0 data bit 7
|
|
AD0DT7.AD0DT7_6 6 A-D0 data bit 6
|
|
AD0DT8 0x008000A0 10-bit A-D0 Data Register 8
|
|
AD0DT8.AD0DT8_15 15 A-D0 data bit 15
|
|
AD0DT8.AD0DT8_14 14 A-D0 data bit 14
|
|
AD0DT8.AD0DT8_13 13 A-D0 data bit 13
|
|
AD0DT8.AD0DT8_12 12 A-D0 data bit 12
|
|
AD0DT8.AD0DT8_11 11 A-D0 data bit 11
|
|
AD0DT8.AD0DT8_10 10 A-D0 data bit 10
|
|
AD0DT8.AD0DT8_9 9 A-D0 data bit 9
|
|
AD0DT8.AD0DT8_8 8 A-D0 data bit 8
|
|
AD0DT8.AD0DT8_7 7 A-D0 data bit 7
|
|
AD0DT8.AD0DT8_6 6 A-D0 data bit 6
|
|
AD0DT9 0x008000A2 10-bit A-D0 Data Register 9
|
|
AD0DT9.AD0DT9_15 15 A-D0 data bit 15
|
|
AD0DT9.AD0DT9_14 14 A-D0 data bit 14
|
|
AD0DT9.AD0DT9_13 13 A-D0 data bit 13
|
|
AD0DT9.AD0DT9_12 12 A-D0 data bit 12
|
|
AD0DT9.AD0DT9_11 11 A-D0 data bit 11
|
|
AD0DT9.AD0DT9_10 10 A-D0 data bit 10
|
|
AD0DT9.AD0DT9_9 9 A-D0 data bit 9
|
|
AD0DT9.AD0DT9_8 8 A-D0 data bit 8
|
|
AD0DT9.AD0DT9_7 7 A-D0 data bit 7
|
|
AD0DT9.AD0DT9_6 6 A-D0 data bit 6
|
|
AD0DT10 0x008000A4 10-bit A-D0 Data Register 10
|
|
AD0DT10.AD0DT10_15 15 A-D0 data bit 15
|
|
AD0DT10.AD0DT10_14 14 A-D0 data bit 14
|
|
AD0DT10.AD0DT10_13 13 A-D0 data bit 13
|
|
AD0DT10.AD0DT10_12 12 A-D0 data bit 12
|
|
AD0DT10.AD0DT10_11 11 A-D0 data bit 11
|
|
AD0DT10.AD0DT10_10 10 A-D0 data bit 10
|
|
AD0DT10.AD0DT10_9 9 A-D0 data bit 9
|
|
AD0DT10.AD0DT10_8 8 A-D0 data bit 8
|
|
AD0DT10.AD0DT10_7 7 A-D0 data bit 7
|
|
AD0DT10.AD0DT10_6 6 A-D0 data bit 6
|
|
AD0DT11 0x008000A6 10-bit A-D0 Data Register 11
|
|
AD0DT11.AD0DT11_15 15 A-D0 data bit 15
|
|
AD0DT11.AD0DT11_14 14 A-D0 data bit 14
|
|
AD0DT11.AD0DT11_13 13 A-D0 data bit 13
|
|
AD0DT11.AD0DT11_12 12 A-D0 data bit 12
|
|
AD0DT11.AD0DT11_11 11 A-D0 data bit 11
|
|
AD0DT11.AD0DT11_10 10 A-D0 data bit 10
|
|
AD0DT11.AD0DT11_9 9 A-D0 data bit 9
|
|
AD0DT11.AD0DT11_8 8 A-D0 data bit 8
|
|
AD0DT11.AD0DT11_7 7 A-D0 data bit 7
|
|
AD0DT11.AD0DT11_6 6 A-D0 data bit 6
|
|
AD0DT12 0x008000A8 10-bit A-D0 Data Register 12
|
|
AD0DT12.AD0DT12_15 15 A-D0 data bit 15
|
|
AD0DT12.AD0DT12_14 14 A-D0 data bit 14
|
|
AD0DT12.AD0DT12_13 13 A-D0 data bit 13
|
|
AD0DT12.AD0DT12_12 12 A-D0 data bit 12
|
|
AD0DT12.AD0DT12_11 11 A-D0 data bit 11
|
|
AD0DT12.AD0DT12_10 10 A-D0 data bit 10
|
|
AD0DT12.AD0DT12_9 9 A-D0 data bit 9
|
|
AD0DT12.AD0DT12_8 8 A-D0 data bit 8
|
|
AD0DT12.AD0DT12_7 7 A-D0 data bit 7
|
|
AD0DT12.AD0DT12_6 6 A-D0 data bit 6
|
|
AD0DT13 0x008000AA 10-bit A-D0 Data Register 13
|
|
AD0DT13.AD0DT13_15 15 A-D0 data bit 15
|
|
AD0DT13.AD0DT13_14 14 A-D0 data bit 14
|
|
AD0DT13.AD0DT13_13 13 A-D0 data bit 13
|
|
AD0DT13.AD0DT13_12 12 A-D0 data bit 12
|
|
AD0DT13.AD0DT13_11 11 A-D0 data bit 11
|
|
AD0DT13.AD0DT13_10 10 A-D0 data bit 10
|
|
AD0DT13.AD0DT13_9 9 A-D0 data bit 9
|
|
AD0DT13.AD0DT13_8 8 A-D0 data bit 8
|
|
AD0DT13.AD0DT13_7 7 A-D0 data bit 7
|
|
AD0DT13.AD0DT13_6 6 A-D0 data bit 6
|
|
AD0DT14 0x008000AC 10-bit A-D0 Data Register 14
|
|
AD0DT14.AD0DT14_15 15 A-D0 data bit 15
|
|
AD0DT14.AD0DT14_14 14 A-D0 data bit 14
|
|
AD0DT14.AD0DT14_13 13 A-D0 data bit 13
|
|
AD0DT14.AD0DT14_12 12 A-D0 data bit 12
|
|
AD0DT14.AD0DT14_11 11 A-D0 data bit 11
|
|
AD0DT14.AD0DT14_10 10 A-D0 data bit 10
|
|
AD0DT14.AD0DT14_9 9 A-D0 data bit 9
|
|
AD0DT14.AD0DT14_8 8 A-D0 data bit 8
|
|
AD0DT14.AD0DT14_7 7 A-D0 data bit 7
|
|
AD0DT14.AD0DT14_6 6 A-D0 data bit 6
|
|
AD0DT15 0x008000AE 10-bit A-D0 Data Register 15
|
|
AD0DT15.AD0DT15_15 15 A-D0 data bit 15
|
|
AD0DT15.AD0DT15_14 14 A-D0 data bit 14
|
|
AD0DT15.AD0DT15_13 13 A-D0 data bit 13
|
|
AD0DT15.AD0DT15_12 12 A-D0 data bit 12
|
|
AD0DT15.AD0DT15_11 11 A-D0 data bit 11
|
|
AD0DT15.AD0DT15_10 10 A-D0 data bit 10
|
|
AD0DT15.AD0DT15_9 9 A-D0 data bit 9
|
|
AD0DT15.AD0DT15_8 8 A-D0 data bit 8
|
|
AD0DT15.AD0DT15_7 7 A-D0 data bit 7
|
|
AD0DT15.AD0DT15_6 6 A-D0 data bit 6
|
|
RESERVED008000B0 0x008000B0 RESERVED
|
|
RESERVED008000B1 0x008000B1 RESERVED
|
|
RESERVED008000B2 0x008000B2 RESERVED
|
|
RESERVED008000B3 0x008000B3 RESERVED
|
|
RESERVED008000B4 0x008000B4 RESERVED
|
|
RESERVED008000B5 0x008000B5 RESERVED
|
|
RESERVED008000B6 0x008000B6 RESERVED
|
|
RESERVED008000B7 0x008000B7 RESERVED
|
|
RESERVED008000B8 0x008000B8 RESERVED
|
|
RESERVED008000B9 0x008000B9 RESERVED
|
|
RESERVED008000BA 0x008000BA RESERVED
|
|
RESERVED008000BB 0x008000BB RESERVED
|
|
RESERVED008000BC 0x008000BC RESERVED
|
|
RESERVED008000BD 0x008000BD RESERVED
|
|
RESERVED008000BE 0x008000BE RESERVED
|
|
RESERVED008000BF 0x008000BF RESERVED
|
|
RESERVED008000C0 0x008000C0 RESERVED
|
|
RESERVED008000C1 0x008000C1 RESERVED
|
|
RESERVED008000C2 0x008000C2 RESERVED
|
|
RESERVED008000C3 0x008000C3 RESERVED
|
|
RESERVED008000C4 0x008000C4 RESERVED
|
|
RESERVED008000C5 0x008000C5 RESERVED
|
|
RESERVED008000C6 0x008000C6 RESERVED
|
|
RESERVED008000C7 0x008000C7 RESERVED
|
|
RESERVED008000C8 0x008000C8 RESERVED
|
|
RESERVED008000C9 0x008000C9 RESERVED
|
|
RESERVED008000CA 0x008000CA RESERVED
|
|
RESERVED008000CB 0x008000CB RESERVED
|
|
RESERVED008000CC 0x008000CC RESERVED
|
|
RESERVED008000CD 0x008000CD RESERVED
|
|
RESERVED008000CE 0x008000CE RESERVED
|
|
RESERVED008000CF 0x008000CF RESERVED
|
|
RESERVED008000D0 0x008000D0 RESERVED
|
|
AD08DT0 0x008000D1 8-bit A-D0 Data Register 0
|
|
AD08DT0.AD08DT0_15 15 8-bit A-D0 data bit 15
|
|
AD08DT0.AD08DT0_14 14 8-bit A-D0 data bit 14
|
|
AD08DT0.AD08DT0_13 13 8-bit A-D0 data bit 13
|
|
AD08DT0.AD08DT0_12 12 8-bit A-D0 data bit 12
|
|
AD08DT0.AD08DT0_11 11 8-bit A-D0 data bit 11
|
|
AD08DT0.AD08DT0_10 10 8-bit A-D0 data bit 10
|
|
AD08DT0.AD08DT0_9 9 8-bit A-D0 data bit 9
|
|
AD08DT0.AD08DT0_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000D2 0x008000D2 RESERVED
|
|
AD08DT1 0x008000D3 8-bit A-D0 Data Register 1
|
|
AD08DT1.AD08DT1_15 15 8-bit A-D0 data bit 15
|
|
AD08DT1.AD08DT1_14 14 8-bit A-D0 data bit 14
|
|
AD08DT1.AD08DT1_13 13 8-bit A-D0 data bit 13
|
|
AD08DT1.AD08DT1_12 12 8-bit A-D0 data bit 12
|
|
AD08DT1.AD08DT1_11 11 8-bit A-D0 data bit 11
|
|
AD08DT1.AD08DT1_10 10 8-bit A-D0 data bit 10
|
|
AD08DT1.AD08DT1_9 9 8-bit A-D0 data bit 9
|
|
AD08DT1.AD08DT1_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000D4 0x008000D4 RESERVED
|
|
AD08DT2 0x008000D5 8-bit A-D0 Data Register 2
|
|
AD08DT2.AD08DT2_15 15 8-bit A-D0 data bit 15
|
|
AD08DT2.AD08DT2_14 14 8-bit A-D0 data bit 14
|
|
AD08DT2.AD08DT2_13 13 8-bit A-D0 data bit 13
|
|
AD08DT2.AD08DT2_12 12 8-bit A-D0 data bit 12
|
|
AD08DT2.AD08DT2_11 11 8-bit A-D0 data bit 11
|
|
AD08DT2.AD08DT2_10 10 8-bit A-D0 data bit 10
|
|
AD08DT2.AD08DT2_9 9 8-bit A-D0 data bit 9
|
|
AD08DT2.AD08DT2_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000D6 0x008000D6 RESERVED
|
|
AD08DT3 0x008000D7 8-bit A-D0 Data Register 3
|
|
AD08DT3.AD08DT3_15 15 8-bit A-D0 data bit 15
|
|
AD08DT3.AD08DT3_14 14 8-bit A-D0 data bit 14
|
|
AD08DT3.AD08DT3_13 13 8-bit A-D0 data bit 13
|
|
AD08DT3.AD08DT3_12 12 8-bit A-D0 data bit 12
|
|
AD08DT3.AD08DT3_11 11 8-bit A-D0 data bit 11
|
|
AD08DT3.AD08DT3_10 10 8-bit A-D0 data bit 10
|
|
AD08DT3.AD08DT3_9 9 8-bit A-D0 data bit 9
|
|
AD08DT3.AD08DT3_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000D8 0x008000D8 RESERVED
|
|
AD08DT4 0x008000D9 8-bit A-D0 Data Register 4
|
|
AD08DT4.AD08DT4_15 15 8-bit A-D0 data bit 15
|
|
AD08DT4.AD08DT4_14 14 8-bit A-D0 data bit 14
|
|
AD08DT4.AD08DT4_13 13 8-bit A-D0 data bit 13
|
|
AD08DT4.AD08DT4_12 12 8-bit A-D0 data bit 12
|
|
AD08DT4.AD08DT4_11 11 8-bit A-D0 data bit 11
|
|
AD08DT4.AD08DT4_10 10 8-bit A-D0 data bit 10
|
|
AD08DT4.AD08DT4_9 9 8-bit A-D0 data bit 9
|
|
AD08DT4.AD08DT4_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000DA 0x008000DA RESERVED
|
|
AD08DT5 0x008000DB 8-bit A-D0 Data Register 5
|
|
AD08DT5.AD08DT5_15 15 8-bit A-D0 data bit 15
|
|
AD08DT5.AD08DT5_14 14 8-bit A-D0 data bit 14
|
|
AD08DT5.AD08DT5_13 13 8-bit A-D0 data bit 13
|
|
AD08DT5.AD08DT5_12 12 8-bit A-D0 data bit 12
|
|
AD08DT5.AD08DT5_11 11 8-bit A-D0 data bit 11
|
|
AD08DT5.AD08DT5_10 10 8-bit A-D0 data bit 10
|
|
AD08DT5.AD08DT5_9 9 8-bit A-D0 data bit 9
|
|
AD08DT5.AD08DT5_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000DC 0x008000DC RESERVED
|
|
AD08DT6 0x008000DD 8-bit A-D0 Data Register 6
|
|
AD08DT6.AD08DT6_15 15 8-bit A-D0 data bit 15
|
|
AD08DT6.AD08DT6_14 14 8-bit A-D0 data bit 14
|
|
AD08DT6.AD08DT6_13 13 8-bit A-D0 data bit 13
|
|
AD08DT6.AD08DT6_12 12 8-bit A-D0 data bit 12
|
|
AD08DT6.AD08DT6_11 11 8-bit A-D0 data bit 11
|
|
AD08DT6.AD08DT6_10 10 8-bit A-D0 data bit 10
|
|
AD08DT6.AD08DT6_9 9 8-bit A-D0 data bit 9
|
|
AD08DT6.AD08DT6_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000DE 0x008000DE RESERVED
|
|
AD08DT7 0x008000DF 8-bit A-D0 Data Register 7
|
|
AD08DT7.AD08DT7_15 15 8-bit A-D0 data bit 15
|
|
AD08DT7.AD08DT7_14 14 8-bit A-D0 data bit 14
|
|
AD08DT7.AD08DT7_13 13 8-bit A-D0 data bit 13
|
|
AD08DT7.AD08DT7_12 12 8-bit A-D0 data bit 12
|
|
AD08DT7.AD08DT7_11 11 8-bit A-D0 data bit 11
|
|
AD08DT7.AD08DT7_10 10 8-bit A-D0 data bit 10
|
|
AD08DT7.AD08DT7_9 9 8-bit A-D0 data bit 9
|
|
AD08DT7.AD08DT7_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000E0 0x008000E0 RESERVED
|
|
AD08DT8 0x008000E1 8-bit A-D0 Data Register 8
|
|
AD08DT8.AD08DT8_15 15 8-bit A-D0 data bit 15
|
|
AD08DT8.AD08DT8_14 14 8-bit A-D0 data bit 14
|
|
AD08DT8.AD08DT8_13 13 8-bit A-D0 data bit 13
|
|
AD08DT8.AD08DT8_12 12 8-bit A-D0 data bit 12
|
|
AD08DT8.AD08DT8_11 11 8-bit A-D0 data bit 11
|
|
AD08DT8.AD08DT8_10 10 8-bit A-D0 data bit 10
|
|
AD08DT8.AD08DT8_9 9 8-bit A-D0 data bit 9
|
|
AD08DT8.AD08DT8_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000E2 0x008000E2 RESERVED
|
|
AD08DT9 0x008000E3 8-bit A-D0 Data Register 9
|
|
AD08DT9.AD08DT9_15 15 8-bit A-D0 data bit 15
|
|
AD08DT9.AD08DT9_14 14 8-bit A-D0 data bit 14
|
|
AD08DT9.AD08DT9_13 13 8-bit A-D0 data bit 13
|
|
AD08DT9.AD08DT9_12 12 8-bit A-D0 data bit 12
|
|
AD08DT9.AD08DT9_11 11 8-bit A-D0 data bit 11
|
|
AD08DT9.AD08DT9_10 10 8-bit A-D0 data bit 10
|
|
AD08DT9.AD08DT9_9 9 8-bit A-D0 data bit 9
|
|
AD08DT9.AD08DT9_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000E4 0x008000E4 RESERVED
|
|
AD08DT10 0x008000E5 8-bit A-D0 Data Register 10
|
|
AD08DT10.AD08DT10_15 15 8-bit A-D0 data bit 15
|
|
AD08DT10.AD08DT10_14 14 8-bit A-D0 data bit 14
|
|
AD08DT10.AD08DT10_13 13 8-bit A-D0 data bit 13
|
|
AD08DT10.AD08DT10_12 12 8-bit A-D0 data bit 12
|
|
AD08DT10.AD08DT10_11 11 8-bit A-D0 data bit 11
|
|
AD08DT10.AD08DT10_10 10 8-bit A-D0 data bit 10
|
|
AD08DT10.AD08DT10_9 9 8-bit A-D0 data bit 9
|
|
AD08DT10.AD08DT10_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000E6 0x008000E6 RESERVED
|
|
AD08DT11 0x008000E7 8-bit A-D0 Data Register 11
|
|
AD08DT11.AD08DT11_15 15 8-bit A-D0 data bit 15
|
|
AD08DT11.AD08DT11_14 14 8-bit A-D0 data bit 14
|
|
AD08DT11.AD08DT11_13 13 8-bit A-D0 data bit 13
|
|
AD08DT11.AD08DT11_12 12 8-bit A-D0 data bit 12
|
|
AD08DT11.AD08DT11_11 11 8-bit A-D0 data bit 11
|
|
AD08DT11.AD08DT11_10 10 8-bit A-D0 data bit 10
|
|
AD08DT11.AD08DT11_9 9 8-bit A-D0 data bit 9
|
|
AD08DT11.AD08DT11_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000E8 0x008000E8 RESERVED
|
|
AD08DT12 0x008000E9 8-bit A-D0 Data Register 12
|
|
AD08DT12.AD08DT12_15 15 8-bit A-D0 data bit 15
|
|
AD08DT12.AD08DT12_14 14 8-bit A-D0 data bit 14
|
|
AD08DT12.AD08DT12_13 13 8-bit A-D0 data bit 13
|
|
AD08DT12.AD08DT12_12 12 8-bit A-D0 data bit 12
|
|
AD08DT12.AD08DT12_11 11 8-bit A-D0 data bit 11
|
|
AD08DT12.AD08DT12_10 10 8-bit A-D0 data bit 10
|
|
AD08DT12.AD08DT12_9 9 8-bit A-D0 data bit 9
|
|
AD08DT12.AD08DT12_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000EA 0x008000EA RESERVED
|
|
AD08DT13 0x008000EB 8-bit A-D0 Data Register 13
|
|
AD08DT13.AD08DT13_15 15 8-bit A-D0 data bit 15
|
|
AD08DT13.AD08DT13_14 14 8-bit A-D0 data bit 14
|
|
AD08DT13.AD08DT13_13 13 8-bit A-D0 data bit 13
|
|
AD08DT13.AD08DT13_12 12 8-bit A-D0 data bit 12
|
|
AD08DT13.AD08DT13_11 11 8-bit A-D0 data bit 11
|
|
AD08DT13.AD08DT13_10 10 8-bit A-D0 data bit 10
|
|
AD08DT13.AD08DT13_9 9 8-bit A-D0 data bit 9
|
|
AD08DT13.AD08DT13_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000EC 0x008000EC RESERVED
|
|
AD08DT14 0x008000ED 8-bit A-D0 Data Register 14
|
|
AD08DT14.AD08DT14_15 15 8-bit A-D0 data bit 15
|
|
AD08DT14.AD08DT14_14 14 8-bit A-D0 data bit 14
|
|
AD08DT14.AD08DT14_13 13 8-bit A-D0 data bit 13
|
|
AD08DT14.AD08DT14_12 12 8-bit A-D0 data bit 12
|
|
AD08DT14.AD08DT14_11 11 8-bit A-D0 data bit 11
|
|
AD08DT14.AD08DT14_10 10 8-bit A-D0 data bit 10
|
|
AD08DT14.AD08DT14_9 9 8-bit A-D0 data bit 9
|
|
AD08DT14.AD08DT14_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000EE 0x008000EE RESERVED
|
|
AD08DT15 0x008000EF 8-bit A-D0 Data Register 15
|
|
AD08DT15.AD08DT15_15 15 8-bit A-D0 data bit 15
|
|
AD08DT15.AD08DT15_14 14 8-bit A-D0 data bit 14
|
|
AD08DT15.AD08DT15_13 13 8-bit A-D0 data bit 13
|
|
AD08DT15.AD08DT15_12 12 8-bit A-D0 data bit 12
|
|
AD08DT15.AD08DT15_11 11 8-bit A-D0 data bit 11
|
|
AD08DT15.AD08DT15_10 10 8-bit A-D0 data bit 10
|
|
AD08DT15.AD08DT15_9 9 8-bit A-D0 data bit 9
|
|
AD08DT15.AD08DT15_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000F0 0x008000F0 RESERVED
|
|
RESERVED008000F1 0x008000F1 RESERVED
|
|
RESERVED008000F2 0x008000F2 RESERVED
|
|
RESERVED008000F3 0x008000F3 RESERVED
|
|
RESERVED008000F4 0x008000F4 RESERVED
|
|
RESERVED008000F5 0x008000F5 RESERVED
|
|
RESERVED008000F6 0x008000F6 RESERVED
|
|
RESERVED008000F7 0x008000F7 RESERVED
|
|
RESERVED008000F8 0x008000F8 RESERVED
|
|
RESERVED008000F9 0x008000F9 RESERVED
|
|
RESERVED008000FA 0x008000FA RESERVED
|
|
RESERVED008000FB 0x008000FB RESERVED
|
|
RESERVED008000FC 0x008000FC RESERVED
|
|
RESERVED008000FD 0x008000FD RESERVED
|
|
RESERVED008000FE 0x008000FE RESERVED
|
|
RESERVED008000FF 0x008000FF RESERVED
|
|
SI23STAT 0x00800100 SIO23 Interrupt Status Register
|
|
SI23STAT.IRQR3 7 SIO3 receive interrupt request status bit
|
|
SI23STAT.IRQT3 6 SIO3 transmit-finished interrupt request status bit
|
|
SI23STAT.IRQR2 5 SIO2 receive interrupt request status bit
|
|
SI23STAT.IRQT2 4 SIO2 transmit-finished interrupt request status bit
|
|
SI03MASK 0x00800101 SIO03 Interrupt Mask Register
|
|
SI03MASK.R3MASK 15 SIO3 receive interrupt mask bit
|
|
SI03MASK.T3MASK 14 SIO3 transmit interrupt mask bit
|
|
SI03MASK.R2MASK 13 SIO2 receive interrupt mask bit
|
|
SI03MASK.T2MASK 12 SIO2 transmit interrupt mask bit
|
|
SI03MASK.R1MASK 11 SIO1 receive interrupt mask bit
|
|
SI03MASK.T1MASK 10 SIO1 transmit interrupt mask bit
|
|
SI03MASK.R0MASK 9 SIO0 receive interrupt mask bit
|
|
SI03MASK.T0MASK 8 SIO0 transmit interrupt mask bit
|
|
SI03SEL 0x00800102 SIO03 Receive Interrupt Cause Select Register
|
|
SI03SEL.ISR3 7 SIO3 receive interrupt cause select bit
|
|
SI03SEL.ISR2 6 SIO2 receive interrupt cause select bit
|
|
SI03SEL.ISR1 5 SIO1 receive interrupt cause select bit
|
|
SI03SEL.ISR0 4 SIO0 receive interrupt cause select bit
|
|
RESERVED00800103 0x00800103 RESERVED
|
|
RESERVED00800104 0x00800104 RESERVED
|
|
RESERVED00800105 0x00800105 RESERVED
|
|
RESERVED00800106 0x00800106 RESERVED
|
|
RESERVED00800107 0x00800107 RESERVED
|
|
RESERVED00800108 0x00800108 RESERVED
|
|
RESERVED00800109 0x00800109 RESERVED
|
|
RESERVED0080010A 0x0080010A RESERVED
|
|
RESERVED0080010B 0x0080010B RESERVED
|
|
RESERVED0080010C 0x0080010C RESERVED
|
|
RESERVED0080010D 0x0080010D RESERVED
|
|
RESERVED0080010E 0x0080010E RESERVED
|
|
RESERVED0080010F 0x0080010F RESERVED
|
|
S0TCNT 0x00800110 SIO0 Transmit Control Register
|
|
S0TCNT.TEN 7 Transmit enable bit
|
|
S0TCNT.TBE 6 Transmit buffer empty bit
|
|
S0TCNT.TSTAT 5 Transmit status bit
|
|
S0TCNT.CDIV_3 3 BRG count source select bit
|
|
S0TCNT.CDIV_2 2 BRG count source select bit
|
|
S0MOD 0x00800111 SIO0 Transmit/Receive Mode Register
|
|
S0MOD.SEN 15 Sleep select bit, UART mode only
|
|
S0MOD.PEN 14 Parity enable bit, UART mode only
|
|
S0MOD.PSEL 13 Parity odd/even select bit, UART mode only
|
|
S0MOD.STB 12 Stop bit length select bit, UART mode only
|
|
S0MOD.CKS 11 Internal/external clock select bit
|
|
S0MOD.SMOD_10 10 Serial I/O mode select bit
|
|
S0MOD.SMOD_9 9 Serial I/O mode select bit
|
|
S0MOD.SMOD_8 8 Serial I/O mode select bit
|
|
S0TXB 0x00800112 SIO0 Transmit Buffer Register
|
|
S0TXB.TDATA_15 15 Transmit data bit 15
|
|
S0TXB.TDATA_14 14 Transmit data bit 14
|
|
S0TXB.TDATA_13 13 Transmit data bit 13
|
|
S0TXB.TDATA_12 12 Transmit data bit 12
|
|
S0TXB.TDATA_11 11 Transmit data bit 11
|
|
S0TXB.TDATA_10 10 Transmit data bit 10
|
|
S0TXB.TDATA_9 9 Transmit data bit 9
|
|
S0TXB.TDATA_8 8 Transmit data bit 8
|
|
S0TXB.TDATA_7 7 Transmit data bit 7
|
|
S0RXB 0x00800114 SIO0 Receive Buffer Register
|
|
S0RXB.RDATA_15 15 Receive data bit 15
|
|
S0RXB.RDATA_14 14 Receive data bit 14
|
|
S0RXB.RDATA_13 13 Receive data bit 13
|
|
S0RXB.RDATA_12 12 Receive data bit 12
|
|
S0RXB.RDATA_11 11 Receive data bit 11
|
|
S0RXB.RDATA_10 10 Receive data bit 10
|
|
S0RXB.RDATA_9 9 Receive data bit 9
|
|
S0RXB.RDATA_8 8 Receive data bit 8
|
|
S0RXB.RDATA_7 7 Receive data bit 7
|
|
S0RCNT 0x00800116 SIO0 Receive Control Register
|
|
S0RCNT.ERS 7 Error sum bit
|
|
S0RCNT.FLM 6 Framing error bit, UART mode only
|
|
S0RCNT.PTY 5 Parity error bit, UART mode only
|
|
S0RCNT.OVR 4 Overrun error bit
|
|
S0RCNT.REN 3 Receive enable bit
|
|
S0RCNT.RFIN 2 Receive completed bit
|
|
S0RCNT.RSTAT 1 Receive status bit
|
|
S0BAUR 0x00800117 SIO0 Baud Rate Register
|
|
S0BAUR.BRG_15 15 Baud rate divide value bit 15
|
|
S0BAUR.BRG_14 14 Baud rate divide value bit 14
|
|
S0BAUR.BRG_13 13 Baud rate divide value bit 13
|
|
S0BAUR.BRG_12 12 Baud rate divide value bit 12
|
|
S0BAUR.BRG_11 11 Baud rate divide value bit 11
|
|
S0BAUR.BRG_10 10 Baud rate divide value bit 10
|
|
S0BAUR.BRG_9 9 Baud rate divide value bit 9
|
|
S0BAUR.BRG_8 8 Baud rate divide value bit 8
|
|
RESERVED00800118 0x00800118 RESERVED
|
|
RESERVED00800119 0x00800119 RESERVED
|
|
RESERVED0080011A 0x0080011A RESERVED
|
|
RESERVED0080011B 0x0080011B RESERVED
|
|
RESERVED0080011C 0x0080011C RESERVED
|
|
RESERVED0080011D 0x0080011D RESERVED
|
|
RESERVED0080011E 0x0080011E RESERVED
|
|
RESERVED0080011F 0x0080011F RESERVED
|
|
S1TCNT 0x00800120 SIO1 Transmit Control Register
|
|
S1TCNT.TEN 7 Transmit enable bit
|
|
S1TCNT.TBE 6 Transmit buffer empty bit
|
|
S1TCNT.TSTAT 5 Transmit status bit
|
|
S1TCNT.CDIV_3 3 BRG count source select bit
|
|
S1TCNT.CDIV_2 2 BRG count source select bit
|
|
S1MOD 0x00800121 SIO0 Transmit/Receive Mode Register
|
|
S1MOD.SEN 15 Sleep select bit, UART mode only
|
|
S1MOD.PEN 14 Parity enable bit, UART mode only
|
|
S1MOD.PSEL 13 Parity odd/even select bit, UART mode only
|
|
S1MOD.STB 12 Stop bit length select bit, UART mode only
|
|
S1MOD.CKS 11 Internal/external clock select bit
|
|
S1MOD.SMOD_10 10 Serial I/O mode select bit
|
|
S1MOD.SMOD_9 9 Serial I/O mode select bit
|
|
S1MOD.SMOD_8 8 Serial I/O mode select bit
|
|
S1TXB 0x00800122 SIO1 Transmit Buffer Register
|
|
S1TXB.TDATA_15 15 Transmit data bit 15
|
|
S1TXB.TDATA_14 14 Transmit data bit 14
|
|
S1TXB.TDATA_13 13 Transmit data bit 13
|
|
S1TXB.TDATA_12 12 Transmit data bit 12
|
|
S1TXB.TDATA_11 11 Transmit data bit 11
|
|
S1TXB.TDATA_10 10 Transmit data bit 10
|
|
S1TXB.TDATA_9 9 Transmit data bit 9
|
|
S1TXB.TDATA_8 8 Transmit data bit 8
|
|
S1TXB.TDATA_7 7 Transmit data bit 7
|
|
S1RXB 0x00800124 SIO1 Receive Buffer Register
|
|
S1RXB.RDATA_15 15 Receive data bit 15
|
|
S1RXB.RDATA_14 14 Receive data bit 14
|
|
S1RXB.RDATA_13 13 Receive data bit 13
|
|
S1RXB.RDATA_12 12 Receive data bit 12
|
|
S1RXB.RDATA_11 11 Receive data bit 11
|
|
S1RXB.RDATA_10 10 Receive data bit 10
|
|
S1RXB.RDATA_9 9 Receive data bit 9
|
|
S1RXB.RDATA_8 8 Receive data bit 8
|
|
S1RXB.RDATA_7 7 Receive data bit 7
|
|
S1RCNT 0x00800126 SIO1 Receive Control Register
|
|
S1RCNT.ERS 7 Error sum bit
|
|
S1RCNT.FLM 6 Framing error bit, UART mode only
|
|
S1RCNT.PTY 5 Parity error bit, UART mode only
|
|
S1RCNT.OVR 4 Overrun error bit
|
|
S1RCNT.REN 3 Receive enable bit
|
|
S1RCNT.RFIN 2 Receive completed bit
|
|
S1RCNT.RSTAT 1 Receive status bit
|
|
S1BAUR 0x00800127 SIO1 Baud Rate Register
|
|
S1BAUR.BRG_15 15 Baud rate divide value bit 15
|
|
S1BAUR.BRG_14 14 Baud rate divide value bit 14
|
|
S1BAUR.BRG_13 13 Baud rate divide value bit 13
|
|
S1BAUR.BRG_12 12 Baud rate divide value bit 12
|
|
S1BAUR.BRG_11 11 Baud rate divide value bit 11
|
|
S1BAUR.BRG_10 10 Baud rate divide value bit 10
|
|
S1BAUR.BRG_9 9 Baud rate divide value bit 9
|
|
S1BAUR.BRG_8 8 Baud rate divide value bit 8
|
|
RESERVED00800128 0x00800128 RESERVED
|
|
RESERVED00800129 0x00800129 RESERVED
|
|
RESERVED0080012A 0x0080012A RESERVED
|
|
RESERVED0080012B 0x0080012B RESERVED
|
|
RESERVED0080012C 0x0080012C RESERVED
|
|
RESERVED0080012D 0x0080012D RESERVED
|
|
RESERVED0080012E 0x0080012E RESERVED
|
|
RESERVED0080012F 0x0080012F RESERVED
|
|
S2TCNT 0x00800130 SIO2 Transmit Control Register
|
|
S2TCNT.TEN 7 Transmit enable bit
|
|
S2TCNT.TBE 6 Transmit buffer empty bit
|
|
S2TCNT.TSTAT 5 Transmit status bit
|
|
S2TCNT.CDIV_3 3 BRG count source select bit
|
|
S2TCNT.CDIV_2 2 BRG count source select bit
|
|
S2MOD 0x00800131 SIO2 Transmit/Receive Mode Register
|
|
S2MOD.SEN 15 Sleep select bit, UART mode only
|
|
S2MOD.PEN 14 Parity enable bit, UART mode only
|
|
S2MOD.PSEL 13 Parity odd/even select bit, UART mode only
|
|
S2MOD.STB 12 Stop bit length select bit, UART mode only
|
|
S2MOD.CKS 11 Internal/external clock select bit
|
|
S2MOD.SMOD_10 10 Serial I/O mode select bit
|
|
S2MOD.SMOD_9 9 Serial I/O mode select bit
|
|
S2MOD.SMOD_8 8 Serial I/O mode select bit
|
|
S2TXB 0x00800132 SIO2 Transmit Buffer Register
|
|
S2TXB.TDATA_15 15 Transmit data bit 15
|
|
S2TXB.TDATA_14 14 Transmit data bit 14
|
|
S2TXB.TDATA_13 13 Transmit data bit 13
|
|
S2TXB.TDATA_12 12 Transmit data bit 12
|
|
S2TXB.TDATA_11 11 Transmit data bit 11
|
|
S2TXB.TDATA_10 10 Transmit data bit 10
|
|
S2TXB.TDATA_9 9 Transmit data bit 9
|
|
S2TXB.TDATA_8 8 Transmit data bit 8
|
|
S2TXB.TDATA_7 7 Transmit data bit 7
|
|
S2RXB 0x00800134 SIO2 Receive Buffer Register
|
|
S2RXB.RDATA_15 15 Receive data bit 15
|
|
S2RXB.RDATA_14 14 Receive data bit 14
|
|
S2RXB.RDATA_13 13 Receive data bit 13
|
|
S2RXB.RDATA_12 12 Receive data bit 12
|
|
S2RXB.RDATA_11 11 Receive data bit 11
|
|
S2RXB.RDATA_10 10 Receive data bit 10
|
|
S2RXB.RDATA_9 9 Receive data bit 9
|
|
S2RXB.RDATA_8 8 Receive data bit 8
|
|
S2RXB.RDATA_7 7 Receive data bit 7
|
|
S2RCNT 0x00800136 SIO2 Receive Control Register
|
|
S2RCNT.ERS 7 Error sum bit
|
|
S2RCNT.FLM 6 Framing error bit, UART mode only
|
|
S2RCNT.PTY 5 Parity error bit, UART mode only
|
|
S2RCNT.OVR 4 Overrun error bit
|
|
S2RCNT.REN 3 Receive enable bit
|
|
S2RCNT.RFIN 2 Receive completed bit
|
|
S2RCNT.RSTAT 1 Receive status bit
|
|
S2BAUR 0x00800137 SIO2 Baud Rate Register
|
|
S2BAUR.BRG_15 15 Baud rate divide value bit 15
|
|
S2BAUR.BRG_14 14 Baud rate divide value bit 14
|
|
S2BAUR.BRG_13 13 Baud rate divide value bit 13
|
|
S2BAUR.BRG_12 12 Baud rate divide value bit 12
|
|
S2BAUR.BRG_11 11 Baud rate divide value bit 11
|
|
S2BAUR.BRG_10 10 Baud rate divide value bit 10
|
|
S2BAUR.BRG_9 9 Baud rate divide value bit 9
|
|
S2BAUR.BRG_8 8 Baud rate divide value bit 8
|
|
RESERVED00800138 0x00800138 RESERVED
|
|
RESERVED00800139 0x00800139 RESERVED
|
|
RESERVED0080013A 0x0080013A RESERVED
|
|
RESERVED0080013B 0x0080013B RESERVED
|
|
RESERVED0080013C 0x0080013C RESERVED
|
|
RESERVED0080013D 0x0080013D RESERVED
|
|
RESERVED0080013E 0x0080013E RESERVED
|
|
RESERVED0080013F 0x0080013F RESERVED
|
|
S3TCNT 0x00800140 SIO3 Transmit Control Register
|
|
S3TCNT.TEN 7 Transmit enable bit
|
|
S3TCNT.TBE 6 Transmit buffer empty bit
|
|
S3TCNT.TSTAT 5 Transmit status bit
|
|
S3TCNT.CDIV_3 3 BRG count source select bit
|
|
S3TCNT.CDIV_2 2 BRG count source select bit
|
|
S3MOD 0x00800141 SIO3 Transmit/Receive Mode Register
|
|
S3MOD.SEN 15 Sleep select bit, UART mode only
|
|
S3MOD.PEN 14 Parity enable bit, UART mode only
|
|
S3MOD.PSEL 13 Parity odd/even select bit, UART mode only
|
|
S3MOD.STB 12 Stop bit length select bit, UART mode only
|
|
S3MOD.CKS 11 Internal/external clock select bit
|
|
S3MOD.SMOD_10 10 Serial I/O mode select bit
|
|
S3MOD.SMOD_9 9 Serial I/O mode select bit
|
|
S3MOD.SMOD_8 8 Serial I/O mode select bit
|
|
S3TXB 0x00800142 SIO3 Transmit Buffer Register
|
|
S3TXB.TDATA_15 15 Transmit data bit 15
|
|
S3TXB.TDATA_14 14 Transmit data bit 14
|
|
S3TXB.TDATA_13 13 Transmit data bit 13
|
|
S3TXB.TDATA_12 12 Transmit data bit 12
|
|
S3TXB.TDATA_11 11 Transmit data bit 11
|
|
S3TXB.TDATA_10 10 Transmit data bit 10
|
|
S3TXB.TDATA_9 9 Transmit data bit 9
|
|
S3TXB.TDATA_8 8 Transmit data bit 8
|
|
S3TXB.TDATA_7 7 Transmit data bit 7
|
|
S3RXB 0x00800144 SIO3 Receive Buffer Register
|
|
S3RXB.RDATA_15 15 Receive data bit 15
|
|
S3RXB.RDATA_14 14 Receive data bit 14
|
|
S3RXB.RDATA_13 13 Receive data bit 13
|
|
S3RXB.RDATA_12 12 Receive data bit 12
|
|
S3RXB.RDATA_11 11 Receive data bit 11
|
|
S3RXB.RDATA_10 10 Receive data bit 10
|
|
S3RXB.RDATA_9 9 Receive data bit 9
|
|
S3RXB.RDATA_8 8 Receive data bit 8
|
|
S3RXB.RDATA_7 7 Receive data bit 7
|
|
S3RCNT 0x00800146 SIO3 Receive Control Register
|
|
S3RCNT.ERS 7 Error sum bit
|
|
S3RCNT.FLM 6 Framing error bit, UART mode only
|
|
S3RCNT.PTY 5 Parity error bit, UART mode only
|
|
S3RCNT.OVR 4 Overrun error bit
|
|
S3RCNT.REN 3 Receive enable bit
|
|
S3RCNT.RFIN 2 Receive completed bit
|
|
S3RCNT.RSTAT 1 Receive status bit
|
|
S3BAUR 0x00800147 SIO3 Baud Rate Register
|
|
S3BAUR.BRG_15 15 Baud rate divide value bit 15
|
|
S3BAUR.BRG_14 14 Baud rate divide value bit 14
|
|
S3BAUR.BRG_13 13 Baud rate divide value bit 13
|
|
S3BAUR.BRG_12 12 Baud rate divide value bit 12
|
|
S3BAUR.BRG_11 11 Baud rate divide value bit 11
|
|
S3BAUR.BRG_10 10 Baud rate divide value bit 10
|
|
S3BAUR.BRG_9 9 Baud rate divide value bit 9
|
|
S3BAUR.BRG_8 8 Baud rate divide value bit 8
|
|
RESERVED00800148 0x00800148 RESERVED
|
|
RESERVED00800149 0x00800149 RESERVED
|
|
RESERVED0080014A 0x0080014A RESERVED
|
|
RESERVED0080014B 0x0080014B RESERVED
|
|
RESERVED0080014C 0x0080014C RESERVED
|
|
RESERVED0080014D 0x0080014D RESERVED
|
|
RESERVED0080014E 0x0080014E RESERVED
|
|
RESERVED0080014F 0x0080014F RESERVED
|
|
RESERVED00800150 0x00800150 RESERVED
|
|
RESERVED00800151 0x00800151 RESERVED
|
|
RESERVED00800152 0x00800152 RESERVED
|
|
RESERVED00800153 0x00800153 RESERVED
|
|
RESERVED00800154 0x00800154 RESERVED
|
|
RESERVED00800155 0x00800155 RESERVED
|
|
RESERVED00800156 0x00800156 RESERVED
|
|
RESERVED00800157 0x00800157 RESERVED
|
|
RESERVED00800158 0x00800158 RESERVED
|
|
RESERVED00800159 0x00800159 RESERVED
|
|
RESERVED0080015A 0x0080015A RESERVED
|
|
RESERVED0080015B 0x0080015B RESERVED
|
|
RESERVED0080015C 0x0080015C RESERVED
|
|
RESERVED0080015D 0x0080015D RESERVED
|
|
RESERVED0080015E 0x0080015E RESERVED
|
|
RESERVED0080015F 0x0080015F RESERVED
|
|
RESERVED00800160 0x00800160 RESERVED
|
|
RESERVED00800161 0x00800161 RESERVED
|
|
RESERVED00800162 0x00800162 RESERVED
|
|
RESERVED00800163 0x00800163 RESERVED
|
|
RESERVED00800164 0x00800164 RESERVED
|
|
RESERVED00800165 0x00800165 RESERVED
|
|
RESERVED00800166 0x00800166 RESERVED
|
|
RESERVED00800167 0x00800167 RESERVED
|
|
RESERVED00800168 0x00800168 RESERVED
|
|
RESERVED00800169 0x00800169 RESERVED
|
|
RESERVED0080016A 0x0080016A RESERVED
|
|
RESERVED0080016B 0x0080016B RESERVED
|
|
RESERVED0080016C 0x0080016C RESERVED
|
|
RESERVED0080016D 0x0080016D RESERVED
|
|
RESERVED0080016E 0x0080016E RESERVED
|
|
RESERVED0080016F 0x0080016F RESERVED
|
|
RESERVED00800170 0x00800170 RESERVED
|
|
RESERVED00800171 0x00800171 RESERVED
|
|
RESERVED00800172 0x00800172 RESERVED
|
|
RESERVED00800173 0x00800173 RESERVED
|
|
RESERVED00800174 0x00800174 RESERVED
|
|
RESERVED00800175 0x00800175 RESERVED
|
|
RESERVED00800176 0x00800176 RESERVED
|
|
RESERVED00800177 0x00800177 RESERVED
|
|
RESERVED00800178 0x00800178 RESERVED
|
|
RESERVED00800179 0x00800179 RESERVED
|
|
RESERVED0080017A 0x0080017A RESERVED
|
|
RESERVED0080017B 0x0080017B RESERVED
|
|
RESERVED0080017C 0x0080017C RESERVED
|
|
RESERVED0080017D 0x0080017D RESERVED
|
|
RESERVED0080017E 0x0080017E RESERVED
|
|
RESERVED0080017F 0x0080017F RESERVED
|
|
WTCCR 0x00800180 Wait Cycles Control Register
|
|
WTCCR.CS1WTC_7 7 CS1 wait cycles control
|
|
WTCCR.CS1WTC_6 6 CS1 wait cycles control
|
|
WTCCR.CS0WTC_3 3 CS0 wait cycles control
|
|
WTCCR.CS0WTC_2 2 CS0 wait cycles control
|
|
CKIEBCR 0x00800201 Clock Bus & Input Event Bus Control Register
|
|
CKIEBCR.CKB2S 15 Clock Bus 2 input selection
|
|
CKIEBCR.IEB0S 13 input event bus 0 input selection
|
|
CKIEBCR.IEB1S 12 input event bus 1 input selection
|
|
CKIEBCR.IEB2S_11 11 input event bus 2 input selection
|
|
CKIEBCR.IEB2S_10 10 input event bus 2 input selection
|
|
CKIEBCR.IEB3S_9 9 input event bus 3 input selection
|
|
CKIEBCR.IEB3S_8 8 input event bus 3 input selection
|
|
PRS0 0x00800202 Prescaler Register 0
|
|
PRS0.PRS0_7 7
|
|
PRS0.PRS0_6 6
|
|
PRS0.PRS0_5 5
|
|
PRS0.PRS0_4 4
|
|
PRS0.PRS0_3 3
|
|
PRS0.PRS0_2 2
|
|
PRS0.PRS0_1 1
|
|
PRS0.PRS0_0 0
|
|
PRS1 0x00800203 Prescaler Register 1
|
|
PRS1.PRS1_7 15
|
|
PRS1.PRS1_6 14
|
|
PRS1.PRS1_5 13
|
|
PRS1.PRS1_4 12
|
|
PRS1.PRS1_3 11
|
|
PRS1.PRS1_2 10
|
|
PRS1.PRS1_1 9
|
|
PRS1.PRS1_0 8
|
|
PRS2 0x00800204 Prescaler Register 2
|
|
PRS2.PRS2_7 7
|
|
PRS2.PRS2_6 6
|
|
PRS2.PRS2_5 5
|
|
PRS2.PRS2_4 4
|
|
PRS2.PRS2_3 3
|
|
PRS2.PRS2_2 2
|
|
PRS2.PRS2_1 1
|
|
PRS2.PRS2_0 0
|
|
OEBCR 0x00800205 Output Event Bus Control Register
|
|
OEBCR.OEB0S 15 output event bus 0 input selection
|
|
OEBCR.OEB1S 13 output event bus 1 input selection
|
|
OEBCR.OEB2S 11 output event bus 2 input selection
|
|
OEBCR.OEB3S_9 9 output event bus 3 input selection
|
|
OEBCR.OEB3S_8 8 output event bus 3 input selection
|
|
RESERVED00800206 0x00800206 RESERVED
|
|
RESERVED00800207 0x00800207 RESERVED
|
|
RESERVED00800208 0x00800208 RESERVED
|
|
RESERVED00800209 0x00800209 RESERVED
|
|
RESERVED0080020A 0x0080020A RESERVED
|
|
RESERVED0080020B 0x0080020B RESERVED
|
|
RESERVED0080020C 0x0080020C RESERVED
|
|
RESERVED0080020D 0x0080020D RESERVED
|
|
RESERVED0080020E 0x0080020E RESERVED
|
|
RESERVED0080020F 0x0080020F RESERVED
|
|
TCLKCR 0x00800210 TCLK Input Processing Control Register
|
|
TCLKCR.TCLK0S_15 15 TCLK0 input processing selection
|
|
TCLKCR.TCLK0S_14 14 TCLK0 input processing selection
|
|
TCLKCR.TCLK1S_11 11 TCLK1 input processing selection
|
|
TCLKCR.TCLK1S_10 10 TCLK1 input processing selection
|
|
TCLKCR.TCLK1S_9 9 TCLK1 input processing selection
|
|
TCLKCR.TCLK2S_7 7 TCLK2 input processing selection
|
|
TCLKCR.TCLK2S_6 6 TCLK2 input processing selection
|
|
TCLKCR.TCLK2S_5 5 TCLK2 input processing selection
|
|
TCLKCR.TCLK3S_3 3 TCLK3 input processing selection
|
|
TCLKCR.TCLK3S_2 2 TCLK3 input processing selection
|
|
TINCR0 0x00800212 TIN Input Processing Control Register 0
|
|
TINCR0.TIN0S_15 15 TIN0 input processing selection
|
|
TINCR0.TIN0S_14 14 TIN0 input processing selection
|
|
TINCR0.TIN1S_13 13 TIN1 input processing selection
|
|
TINCR0.TIN1S_12 12 TIN1 input processing selection
|
|
TINCR0.TIN2S_11 11 TIN2 input processing selection
|
|
TINCR0.TIN2S_10 10 TIN2 input processing selection
|
|
TINCR0.TIN3S_7 7 TIN3 input processing selection
|
|
TINCR0.TIN3S_6 6 TIN3 input processing selection
|
|
TINCR0.TIN3S_5 5 TIN3 input processing selection
|
|
TINCR0.TIN4S_3 3 TIN4 input processing selection
|
|
TINCR0.TIN4S_2 2 TIN4 input processing selection
|
|
TINCR0.TIN4S_1 1 TIN4 input processing selection
|
|
TINCR1 0x00800214 TIN Input Processing Control Register 1
|
|
TINCR1.TIN5S_15 15 TIN5 input processing selection
|
|
TINCR1.TIN5S_14 14 TIN5 input processing selection
|
|
TINCR1.TIN5S_13 13 TIN5 input processing selection
|
|
TINCR1.TIN6S_11 11 TIN6 input processing selection
|
|
TINCR1.TIN6S_10 10 TIN6 input processing selection
|
|
TINCR1.TIN6S_9 9 TIN6 input processing selection
|
|
TINCR1.TIN7S_7 7 TIN7 input processing selection
|
|
TINCR1.TIN7S_6 6 TIN7 input processing selection
|
|
TINCR1.TIN7S_5 5 TIN7 input processing selection
|
|
TINCR1.TIN8S_3 3 TIN8 input processing selection
|
|
TINCR1.TIN8S_2 2 TIN8 input processing selection
|
|
TINCR1.TIN8S_1 1 TIN8 input processing selection
|
|
TINCR2 0x00800216 TIN Input Processing Control Register 2
|
|
TINCR2.TIN9S_15 15 TIN9 input processing selection
|
|
TINCR2.TIN9S_14 14 TIN9 input processing selection
|
|
TINCR2.TIN9S_13 13 TIN9 input processing selection
|
|
TINCR2.TIN10S_11 11 TIN10 input processing selection
|
|
TINCR2.TIN10S_10 10 TIN10 input processing selection
|
|
TINCR2.TIN10S_9 9 TIN10 input processing selection
|
|
TINCR2.TIN11S_7 7 TIN11 input processing selection
|
|
TINCR2.TIN11S_6 6 TIN11 input processing selection
|
|
TINCR2.TIN11S_5 5 TIN11 input processing selection
|
|
TINCR3 0x00800218 TIN Input Processing Control Register 3
|
|
TINCR3.TIN12S_15 15 TIN12 input processing selection
|
|
TINCR3.TIN12S_14 14 TIN12 input processing selection
|
|
TINCR3.TIN13S_13 13 TIN13 input processing selection
|
|
TINCR3.TIN13S_12 12 TIN13 input processing selection
|
|
TINCR3.TIN14S_11 11 TIN14 input processing selection
|
|
TINCR3.TIN14S_10 10 TIN14 input processing selection
|
|
TINCR3.TIN15S_9 9 TIN15 input processing selection
|
|
TINCR3.TIN15S_8 8 TIN15 input processing selection
|
|
TINCR3.TIN16S_7 7 TIN16 input processing selection
|
|
TINCR3.TIN16S_6 6 TIN16 input processing selection
|
|
TINCR3.TIN17S_5 5 TIN17 input processing selection
|
|
TINCR3.TIN17S_4 4 TIN17 input processing selection
|
|
TINCR3.TIN18S_3 3 TIN18 input processing selection
|
|
TINCR3.TIN18S_2 2 TIN18 input processing selection
|
|
TINCR3.TIN19S_1 1 TIN19 input processing selection
|
|
TINCR3.TIN19S_0 0 TIN19 input processing selection
|
|
TINCR4 0x0080021A TIN Input Processing Control Register 4
|
|
TINCR4.TIN20S_15 15 TIN20 input processing selection
|
|
TINCR4.TIN20S_14 14 TIN20 input processing selection
|
|
TINCR4.TIN21S_13 13 TIN21 input processing selection
|
|
TINCR4.TIN21S_12 12 TIN21 input processing selection
|
|
TINCR4.TIN22S_11 11 TIN22 input processing selection
|
|
TINCR4.TIN22S_10 10 TIN22 input processing selection
|
|
TINCR4.TIN23S_9 9 TIN23 input processing selection
|
|
TINCR4.TIN23S_8 8 TIN23 input processing selection
|
|
TINCR4.TIN30S_7 7 TIN30 input processing selection
|
|
TINCR4.TIN30S_6 6 TIN30 input processing selection
|
|
TINCR4.TIN31S_5 5 TIN31 input processing selection
|
|
TINCR4.TIN31S_4 4 TIN31 input processing selection
|
|
TINCR4.TIN32S_3 3 TIN32 input processing selection
|
|
TINCR4.TIN32S_2 2 TIN32 input processing selection
|
|
TINCR4.TIN33S_1 1 TIN33 input processing selection
|
|
TINCR4.TIN33S_0 0 TIN33 input processing selection
|
|
RESERVED0080021C 0x0080021C RESERVED
|
|
RESERVED0080021D 0x0080021D RESERVED
|
|
RESERVED0080021E 0x0080021E RESERVED
|
|
RESERVED0080021F 0x0080021F RESERVED
|
|
FFS0 0x00800220 F/F Source Select Register 0
|
|
FFS0.FF6_15 15 F/F6 source selection
|
|
FFS0.FF7_14 14 F/F7 source selection
|
|
FFS0.FF8_13 13 F/F8 source selection
|
|
FFS0.FF8_12 12 F/F8 source selection
|
|
FFS0.FF9_11 11 F/F9 source selection
|
|
FFS0.FF9_10 10 F/F9 source selection
|
|
FFS0.FF10_9 9 F/F10 source selection
|
|
FFS0.FF10_8 8 F/F10 source selection
|
|
FFS0.FF11_7 7 F/F11 source selection
|
|
FFS0.FF12_6 6 F/F12 source selection
|
|
FFS0.FF13_5 5 F/F13 source selection
|
|
FFS0.FF14_4 4 F/F14 source selection
|
|
FFS0.FF15_3 3 F/F15 source selection
|
|
RESERVED00800222 0x00800222 RESERVED
|
|
FFS1 0x00800223 F/F Source Select Register 1
|
|
FFS1.FF16_15 15 F/F16 source selection
|
|
FFS1.FF16_14 14 F/F16 source selection
|
|
FFS1.FF17_13 13 F/F17 source selection
|
|
FFS1.FF17_12 12 F/F17 source selection
|
|
FFS1.FF18_11 11 F/F18 source selection
|
|
FFS1.FF18_10 10 F/F18 source selection
|
|
FFS1.FF19_9 9 F/F19 source selection
|
|
FFS1.FF19_8 8 F/F19 source selection
|
|
FFP0 0x00800224 F/F Protect Register 0
|
|
FFP0.FP0 15 F/F0 protect
|
|
FFP0.FP1 14 F/F1 protect
|
|
FFP0.FP2 13 F/F2 protect
|
|
FFP0.FP3 12 F/F3 protect
|
|
FFP0.FP4 11 F/F4 protect
|
|
FFP0.FP5 10 F/F5 protect
|
|
FFP0.FP6 9 F/F6 protect
|
|
FFP0.FP7 8 F/F7 protect
|
|
FFP0.FP8 7 F/F8 protect
|
|
FFP0.FP9 6 F/F9 protect
|
|
FFP0.FP10 5 F/F10 protect
|
|
FFP0.FP11 4 F/F11 protect
|
|
FFP0.FP12 3 F/F12 protect
|
|
FFP0.FP13 2 F/F13 protect
|
|
FFP0.FP14 1 F/F14 protect
|
|
FFP0.FP15 0 F/F15 protect
|
|
FFD0 0x00800226 F/F Data Register 0
|
|
FFD0.FD0 15 F/F0 output data
|
|
FFD0.FD1 14 F/F1 output data
|
|
FFD0.FD2 13 F/F2 output data
|
|
FFD0.FD3 12 F/F3 output data
|
|
FFD0.FD4 11 F/F4 output data
|
|
FFD0.FD5 10 F/F5 output data
|
|
FFD0.FD6 9 F/F6 output data
|
|
FFD0.FD7 8 F/F7 output data
|
|
FFD0.FD8 7 F/F8 output data
|
|
FFD0.FD9 6 F/F9 output data
|
|
FFD0.FD10 5 F/F10 output data
|
|
FFD0.FD11 4 F/F11 output data
|
|
FFD0.FD12 3 F/F12 output data
|
|
FFD0.FD13 2 F/F13 output data
|
|
FFD0.FD14 1 F/F14 output data
|
|
FFD0.FD15 0 F/F15 output data
|
|
RESERVED00800228 0x00800228 RESERVED
|
|
FFP1 0x00800229 F/F Protect Register 1
|
|
FFP1.FP16 15 F/F16 protect
|
|
FFP1.FP17 14 F/F17 protect
|
|
FFP1.FP18 13 F/F18 protect
|
|
FFP1.FP19 12 F/F19 protect
|
|
FFP1.FP20 11 F/F20 protect
|
|
RESERVED0080022A 0x0080022A RESERVED
|
|
FFD1 0x0080022B F/F Data Register 1
|
|
FFD1.FD16 15 F/F16 output data
|
|
FFD1.FD17 14 F/F17 output data
|
|
FFD1.FD18 13 F/F18 output data
|
|
FFD1.FD19 12 F/F19 output data
|
|
FFD1.FD20 11 F/F20 output data
|
|
RESERVED0080022C 0x0080022C RESERVED
|
|
RESERVED0080022D 0x0080022D RESERVED
|
|
RESERVED0080022E 0x0080022E RESERVED
|
|
RESERVED0080022F 0x0080022F RESERVED
|
|
TOPIR0 0x00800230 TOP Interrupt Control Register 0
|
|
TOPIR0.TOPIS0 7 TOP0 interrupt status
|
|
TOPIR0.TOPIS1 6 TOP1 interrupt status
|
|
TOPIR0.TOPIS2 5 TOP2 interrupt status
|
|
TOPIR0.TOPIS3 4 TOP3 interrupt status
|
|
TOPIR0.TOPIS4 3 TOP4 interrupt status
|
|
TOPIR0.TOPIS5 2 TOP5 interrupt status
|
|
TOPIR1 0x00800231 TOP Interrupt Control Register 1
|
|
TOPIR1.TOPIM0 15 TOP0 interrupt mask
|
|
TOPIR1.TOPIM1 14 TOP1 interrupt mask
|
|
TOPIR1.TOPIM2 13 TOP2 interrupt mask
|
|
TOPIR1.TOPIM3 12 TOP3 interrupt mask
|
|
TOPIR1.TOPIM4 11 TOP4 interrupt mask
|
|
TOPIR1.TOPIM5 10 TOP5 interrupt mask
|
|
TOPIR2 0x00800232 TOP Interrupt Control Register 2
|
|
TOPIR2.TOPIM6 7 TOP6 interrupt mask
|
|
TOPIR2.TOPIM7 6 TOP7 interrupt mask
|
|
TOPIR2.TOPIS6 3 TOP6 interrupt status
|
|
TOPIR2.TOPIS7 2 TOP7 interrupt status
|
|
TOPIR3 0x00800233 TOP Interrupt Control Register 3
|
|
TOPIR3.TOPIM8 15 TOP8 interrupt mask
|
|
TOPIR3.TOPIM9 14 TOP9 interrupt mask
|
|
TOPIR3.TOPIS8 11 TOP8 interrupt status
|
|
TOPIR3.TOPIS9 10 TOP9 interrupt status
|
|
TIOIR0 0x00800234 TIO Interrupt Control Register 0
|
|
TIOIR0.TIOIM0 7 TIO0 interrupt mask
|
|
TIOIR0.TIOIM1 6 TIO1 interrupt mask
|
|
TIOIR0.TIOIM2 5 TIO2 interrupt mask
|
|
TIOIR0.TIOIM3 4 TIO3 interrupt mask
|
|
TIOIR0.TIOIS0 3 TIO0 interrupt status
|
|
TIOIR0.TIOIS1 2 TIO1 interrupt status
|
|
TIOIR0.TIOIS2 1 TIO2 interrupt status
|
|
TIOIR0.TIOIS3 0 TIO3 interrupt status
|
|
TIOIR1 0x00800235 TIO Interrupt Control Register 1
|
|
TIOIR1.TIOIM4 15 TIO4 interrupt mask
|
|
TIOIR1.TIOIM5 14 TIO5 interrupt mask
|
|
TIOIR1.TIOIM6 13 TIO6 interrupt mask
|
|
TIOIR1.TIOIM7 12 TIO7 interrupt mask
|
|
TIOIR1.TIOIS4 11 TIO4 interrupt status
|
|
TIOIR1.TIOIS5 10 TIO5 interrupt status
|
|
TIOIR1.TIOIS6 9 TIO6 interrupt status
|
|
TIOIR1.TIOIS7 8 TIO7 interrupt status
|
|
TIOIR2 0x00800236 TIO Interrupt Control Register 2
|
|
TIOIR2.TIOIM8 7 TIO8 interrupt mask
|
|
TIOIR2.TIOIM9 6 TIO9 interrupt mask
|
|
TIOIR2.TIOIS8 3 TIO8 interrupt status
|
|
TIOIR2.TIOIS9 2 TIO9 interrupt status
|
|
TMSIR 0x00800237 TMS Interrupt Control Register
|
|
TMSIR.TMSIM0 15 TMS0 interrupt mask
|
|
TMSIR.TMSIM1 14 TMS1 interrupt mask
|
|
TMSIR.TMSIS0 11 TMS0 interrupt status
|
|
TMSIR.TMSIS1 10 TMS1 interrupt status
|
|
TINIR0 0x00800238 TIN Interrupt Control Register 0
|
|
TINIR0.TINIM0 7 TIN0 interrupt mask
|
|
TINIR0.TINIM1 6 TIN1 interrupt mask
|
|
TINIR0.TINIM2 5 TIN1 interrupt mask
|
|
TINIR0.TINIS0 3 TIN0 interrupt status
|
|
TINIR0.TINIS1 2 TIN1 interrupt status
|
|
TINIR0.TINIS2 1 TIN2 interrupt status
|
|
TINIR1 0x00800239 TIN Interrupt Control Register 1
|
|
TINIR1.TINIM3 15 TIN3 interrupt mask
|
|
TINIR1.TINIM4 14 TIN4 interrupt mask
|
|
TINIR1.TINIM5 13 TIN5 interrupt mask
|
|
TINIR1.TINIM6 12 TIN6 interrupt mask
|
|
TINIR1.TINIS3 11 TIN3 interrupt status
|
|
TINIR1.TINIS4 10 TIN4 interrupt status
|
|
TINIR1.TINIS5 9 TIN5 interrupt status
|
|
TINIR1.TINIS6 8 TIN6 interrupt status
|
|
TINIR2 0x0080023A TIN Interrupt Control Register 2
|
|
TINIR2.TINIS7 7 TIN7 interrupt status
|
|
TINIR2.TINIS8 6 TIN8 interrupt status
|
|
TINIR2.TINIS9 5 TIN9 interrupt status
|
|
TINIR2.TINIS10 4 TIN10 interrupt status
|
|
TINIR2.TINIS11 3 TIN11 interrupt status
|
|
TINIR3 0x0080023B TIN Interrupt Control Register 3
|
|
TINIR3.TINIM7 15 TIN7 interrupt mask
|
|
TINIR3.TINIM8 14 TIN8 interrupt mask
|
|
TINIR3.TINIM9 13 TIN9 interrupt mask
|
|
TINIR3.TINIM10 12 TIN10 interrupt mask
|
|
TINIR3.TINIM11 11 TIN11 interrupt mask
|
|
TINIR4 0x0080023C TIN Interrupt Control Register 4
|
|
TINIR4.TINIS12 7 TIN12 interrupt status
|
|
TINIR4.TINIS13 6 TIN13 interrupt status
|
|
TINIR4.TINIS14 5 TIN14 interrupt status
|
|
TINIR4.TINIS15 4 TIN15 interrupt status
|
|
TINIR4.TINIS16 3 TIN16 interrupt status
|
|
TINIR4.TINIS17 2 TIN17 interrupt status
|
|
TINIR4.TINIS18 1 TIN18 interrupt status
|
|
TINIR4.TINIS19 0 TIN19 interrupt status
|
|
TINIR5 0x0080023D TIN Interrupt Control Register 5
|
|
TINIR5.TINIM12 15 TIN12 interrupt mask
|
|
TINIR5.TINIM13 14 TIN13 interrupt mask
|
|
TINIR5.TINIM14 13 TIN14 interrupt mask
|
|
TINIR5.TINIM15 12 TIN15 interrupt mask
|
|
TINIR5.TINIM16 11 TIN16 interrupt mask
|
|
TINIR5.TINIM17 10 TIN17 interrupt mask
|
|
TINIR5.TINIM18 9 TIN18 interrupt mask
|
|
TINIR5.TINIM19 8 TIN19 interrupt mask
|
|
TINIR6 0x0080023E TIN Interrupt Control Register 6
|
|
TINIR6.TINIM20 7 TIN20 interrupt mask
|
|
TINIR6.TINIM21 6 TIN21 interrupt mask
|
|
TINIR6.TINIM22 5 TIN22 interrupt mask
|
|
TINIR6.TINIM23 4 TIN23 interrupt mask
|
|
TINIR6.TINIS20 3 TIN20 interrupt status
|
|
TINIR6.TINIS21 2 TIN21 interrupt status
|
|
TINIR6.TINIS22 1 TIN22 interrupt status
|
|
TINIR6.TINIS23 0 TIN23 interrupt status
|
|
TINIR7 0x0080023F TIN Interrupt Control Register 7
|
|
TINIR7.TINIM30 15 TIN30 interrupt mask
|
|
TINIR7.TINIM31 14 TIN31 interrupt mask
|
|
TINIR7.TINIM32 13 TIN32 interrupt mask
|
|
TINIR7.TINIM33 12 TIN33 interrupt mask
|
|
TINIR7.TINIS30 11 TIN30 interrupt status
|
|
TINIR7.TINIS31 10 TIN31 interrupt status
|
|
TINIR7.TINIS32 9 TIN32 interrupt status
|
|
TINIR7.TINIS33 8 TIN33 interrupt status
|
|
TOP0CT 0x00800240 TOP0 Counter
|
|
TOP0CT.TOP0CT_15 15
|
|
TOP0CT.TOP0CT_14 14
|
|
TOP0CT.TOP0CT_13 13
|
|
TOP0CT.TOP0CT_12 12
|
|
TOP0CT.TOP0CT_11 11
|
|
TOP0CT.TOP0CT_10 10
|
|
TOP0CT.TOP0CT_9 9
|
|
TOP0CT.TOP0CT_8 8
|
|
TOP0CT.TOP0CT_7 7
|
|
TOP0CT.TOP0CT_6 6
|
|
TOP0CT.TOP0CT_5 5
|
|
TOP0CT.TOP0CT_4 4
|
|
TOP0CT.TOP0CT_3 3
|
|
TOP0CT.TOP0CT_2 2
|
|
TOP0CT.TOP0CT_1 1
|
|
TOP0CT.TOP0CT_0 0
|
|
TOP0RL 0x00800242 TOP0 Reload Register
|
|
TOP0RL.TOP0RL_15 15
|
|
TOP0RL.TOP0RL_14 14
|
|
TOP0RL.TOP0RL_13 13
|
|
TOP0RL.TOP0RL_12 12
|
|
TOP0RL.TOP0RL_11 11
|
|
TOP0RL.TOP0RL_10 10
|
|
TOP0RL.TOP0RL_9 9
|
|
TOP0RL.TOP0RL_8 8
|
|
TOP0RL.TOP0RL_7 7
|
|
TOP0RL.TOP0RL_6 6
|
|
TOP0RL.TOP0RL_5 5
|
|
TOP0RL.TOP0RL_4 4
|
|
TOP0RL.TOP0RL_3 3
|
|
TOP0RL.TOP0RL_2 2
|
|
TOP0RL.TOP0RL_1 1
|
|
TOP0RL.TOP0RL_0 0
|
|
RESERVED00800244 0x00800244 RESERVED
|
|
RESERVED00800245 0x00800245 RESERVED
|
|
TOP0CC 0x00800246 TOP0 Correction Register
|
|
TOP0CC.TOP0CC_15 15
|
|
TOP0CC.TOP0CC_14 14
|
|
TOP0CC.TOP0CC_13 13
|
|
TOP0CC.TOP0CC_12 12
|
|
TOP0CC.TOP0CC_11 11
|
|
TOP0CC.TOP0CC_10 10
|
|
TOP0CC.TOP0CC_9 9
|
|
TOP0CC.TOP0CC_8 8
|
|
TOP0CC.TOP0CC_7 7
|
|
TOP0CC.TOP0CC_6 6
|
|
TOP0CC.TOP0CC_5 5
|
|
TOP0CC.TOP0CC_4 4
|
|
TOP0CC.TOP0CC_3 3
|
|
TOP0CC.TOP0CC_2 2
|
|
TOP0CC.TOP0CC_1 1
|
|
TOP0CC.TOP0CC_0 0
|
|
RESERVED00800248 0x00800248 RESERVED
|
|
RESERVED00800249 0x00800249 RESERVED
|
|
RESERVED0080024A 0x0080024A RESERVED
|
|
RESERVED0080024B 0x0080024B RESERVED
|
|
RESERVED0080024C 0x0080024C RESERVED
|
|
RESERVED0080024D 0x0080024D RESERVED
|
|
RESERVED0080024E 0x0080024E RESERVED
|
|
RESERVED0080024F 0x0080024F RESERVED
|
|
TOP1CT 0x00800250 TOP1 Counter
|
|
TOP1CT.TOP1CT_15 15
|
|
TOP1CT.TOP1CT_14 14
|
|
TOP1CT.TOP1CT_13 13
|
|
TOP1CT.TOP1CT_12 12
|
|
TOP1CT.TOP1CT_11 11
|
|
TOP1CT.TOP1CT_10 10
|
|
TOP1CT.TOP1CT_9 9
|
|
TOP1CT.TOP1CT_8 8
|
|
TOP1CT.TOP1CT_7 7
|
|
TOP1CT.TOP1CT_6 6
|
|
TOP1CT.TOP1CT_5 5
|
|
TOP1CT.TOP1CT_4 4
|
|
TOP1CT.TOP1CT_3 3
|
|
TOP1CT.TOP1CT_2 2
|
|
TOP1CT.TOP1CT_1 1
|
|
TOP1CT.TOP1CT_0 0
|
|
TOP1RL 0x00800252 TOP1 Reload Register
|
|
TOP1RL.TOP1RL_15 15
|
|
TOP1RL.TOP1RL_14 14
|
|
TOP1RL.TOP1RL_13 13
|
|
TOP1RL.TOP1RL_12 12
|
|
TOP1RL.TOP1RL_11 11
|
|
TOP1RL.TOP1RL_10 10
|
|
TOP1RL.TOP1RL_9 9
|
|
TOP1RL.TOP1RL_8 8
|
|
TOP1RL.TOP1RL_7 7
|
|
TOP1RL.TOP1RL_6 6
|
|
TOP1RL.TOP1RL_5 5
|
|
TOP1RL.TOP1RL_4 4
|
|
TOP1RL.TOP1RL_3 3
|
|
TOP1RL.TOP1RL_2 2
|
|
TOP1RL.TOP1RL_1 1
|
|
TOP1RL.TOP1RL_0 0
|
|
RESERVED00800254 0x00800254 RESERVED
|
|
RESERVED00800255 0x00800255 RESERVED
|
|
TOP1CC 0x00800256 TOP1 Correction Register
|
|
TOP1CC.TOP1CC_15 15
|
|
TOP1CC.TOP1CC_14 14
|
|
TOP1CC.TOP1CC_13 13
|
|
TOP1CC.TOP1CC_12 12
|
|
TOP1CC.TOP1CC_11 11
|
|
TOP1CC.TOP1CC_10 10
|
|
TOP1CC.TOP1CC_9 9
|
|
TOP1CC.TOP1CC_8 8
|
|
TOP1CC.TOP1CC_7 7
|
|
TOP1CC.TOP1CC_6 6
|
|
TOP1CC.TOP1CC_5 5
|
|
TOP1CC.TOP1CC_4 4
|
|
TOP1CC.TOP1CC_3 3
|
|
TOP1CC.TOP1CC_2 2
|
|
TOP1CC.TOP1CC_1 1
|
|
TOP1CC.TOP1CC_0 0
|
|
RESERVED00800258 0x00800258 RESERVED
|
|
RESERVED00800259 0x00800259 RESERVED
|
|
RESERVED0080025A 0x0080025A RESERVED
|
|
RESERVED0080025B 0x0080025B RESERVED
|
|
RESERVED0080025C 0x0080025C RESERVED
|
|
RESERVED0080025D 0x0080025D RESERVED
|
|
RESERVED0080025E 0x0080025E RESERVED
|
|
RESERVED0080025F 0x0080025F RESERVED
|
|
TOP2CT 0x00800260 TOP2 Counter
|
|
TOP2CT.TOP2CT_15 15
|
|
TOP2CT.TOP2CT_14 14
|
|
TOP2CT.TOP2CT_13 13
|
|
TOP2CT.TOP2CT_12 12
|
|
TOP2CT.TOP2CT_11 11
|
|
TOP2CT.TOP2CT_10 10
|
|
TOP2CT.TOP2CT_9 9
|
|
TOP2CT.TOP2CT_8 8
|
|
TOP2CT.TOP2CT_7 7
|
|
TOP2CT.TOP2CT_6 6
|
|
TOP2CT.TOP2CT_5 5
|
|
TOP2CT.TOP2CT_4 4
|
|
TOP2CT.TOP2CT_3 3
|
|
TOP2CT.TOP2CT_2 2
|
|
TOP2CT.TOP2CT_1 1
|
|
TOP2CT.TOP2CT_0 0
|
|
TOP2RL 0x00800262 TOP2 Reload Register
|
|
TOP2RL.TOP2RL_15 15
|
|
TOP2RL.TOP2RL_14 14
|
|
TOP2RL.TOP2RL_13 13
|
|
TOP2RL.TOP2RL_12 12
|
|
TOP2RL.TOP2RL_11 11
|
|
TOP2RL.TOP2RL_10 10
|
|
TOP2RL.TOP2RL_9 9
|
|
TOP2RL.TOP2RL_8 8
|
|
TOP2RL.TOP2RL_7 7
|
|
TOP2RL.TOP2RL_6 6
|
|
TOP2RL.TOP2RL_5 5
|
|
TOP2RL.TOP2RL_4 4
|
|
TOP2RL.TOP2RL_3 3
|
|
TOP2RL.TOP2RL_2 2
|
|
TOP2RL.TOP2RL_1 1
|
|
TOP2RL.TOP2RL_0 0
|
|
RESERVED00800264 0x00800264 RESERVED
|
|
RESERVED00800265 0x00800265 RESERVED
|
|
TOP2CC 0x00800266 TOP2 Correction Register
|
|
TOP2CC.TOP2CC_15 15
|
|
TOP2CC.TOP2CC_14 14
|
|
TOP2CC.TOP2CC_13 13
|
|
TOP2CC.TOP2CC_12 12
|
|
TOP2CC.TOP2CC_11 11
|
|
TOP2CC.TOP2CC_10 10
|
|
TOP2CC.TOP2CC_9 9
|
|
TOP2CC.TOP2CC_8 8
|
|
TOP2CC.TOP2CC_7 7
|
|
TOP2CC.TOP2CC_6 6
|
|
TOP2CC.TOP2CC_5 5
|
|
TOP2CC.TOP2CC_4 4
|
|
TOP2CC.TOP2CC_3 3
|
|
TOP2CC.TOP2CC_2 2
|
|
TOP2CC.TOP2CC_1 1
|
|
TOP2CC.TOP2CC_0 0
|
|
RESERVED00800268 0x00800268 RESERVED
|
|
RESERVED00800269 0x00800269 RESERVED
|
|
RESERVED0080026A 0x0080026A RESERVED
|
|
RESERVED0080026B 0x0080026B RESERVED
|
|
RESERVED0080026C 0x0080026C RESERVED
|
|
RESERVED0080026D 0x0080026D RESERVED
|
|
RESERVED0080026E 0x0080026E RESERVED
|
|
RESERVED0080026F 0x0080026F RESERVED
|
|
TOP3CT 0x00800270 TOP3 Counter
|
|
TOP3CT.TOP3CT_15 15
|
|
TOP3CT.TOP3CT_14 14
|
|
TOP3CT.TOP3CT_13 13
|
|
TOP3CT.TOP3CT_12 12
|
|
TOP3CT.TOP3CT_11 11
|
|
TOP3CT.TOP3CT_10 10
|
|
TOP3CT.TOP3CT_9 9
|
|
TOP3CT.TOP3CT_8 8
|
|
TOP3CT.TOP3CT_7 7
|
|
TOP3CT.TOP3CT_6 6
|
|
TOP3CT.TOP3CT_5 5
|
|
TOP3CT.TOP3CT_4 4
|
|
TOP3CT.TOP3CT_3 3
|
|
TOP3CT.TOP3CT_2 2
|
|
TOP3CT.TOP3CT_1 1
|
|
TOP3CT.TOP3CT_0 0
|
|
TOP3RL 0x00800272 TOP3 Reload Register
|
|
TOP3RL.TOP3RL_15 15
|
|
TOP3RL.TOP3RL_14 14
|
|
TOP3RL.TOP3RL_13 13
|
|
TOP3RL.TOP3RL_12 12
|
|
TOP3RL.TOP3RL_11 11
|
|
TOP3RL.TOP3RL_10 10
|
|
TOP3RL.TOP3RL_9 9
|
|
TOP3RL.TOP3RL_8 8
|
|
TOP3RL.TOP3RL_7 7
|
|
TOP3RL.TOP3RL_6 6
|
|
TOP3RL.TOP3RL_5 5
|
|
TOP3RL.TOP3RL_4 4
|
|
TOP3RL.TOP3RL_3 3
|
|
TOP3RL.TOP3RL_2 2
|
|
TOP3RL.TOP3RL_1 1
|
|
TOP3RL.TOP3RL_0 0
|
|
RESERVED00800274 0x00800274 RESERVED
|
|
RESERVED00800275 0x00800275 RESERVED
|
|
TOP3CC 0x00800276 TOP3 Correction Register
|
|
TOP3CC.TOP3CC_15 15
|
|
TOP3CC.TOP3CC_14 14
|
|
TOP3CC.TOP3CC_13 13
|
|
TOP3CC.TOP3CC_12 12
|
|
TOP3CC.TOP3CC_11 11
|
|
TOP3CC.TOP3CC_10 10
|
|
TOP3CC.TOP3CC_9 9
|
|
TOP3CC.TOP3CC_8 8
|
|
TOP3CC.TOP3CC_7 7
|
|
TOP3CC.TOP3CC_6 6
|
|
TOP3CC.TOP3CC_5 5
|
|
TOP3CC.TOP3CC_4 4
|
|
TOP3CC.TOP3CC_3 3
|
|
TOP3CC.TOP3CC_2 2
|
|
TOP3CC.TOP3CC_1 1
|
|
TOP3CC.TOP3CC_0 0
|
|
RESERVED00800278 0x00800278 RESERVED
|
|
RESERVED00800279 0x00800279 RESERVED
|
|
RESERVED0080027A 0x0080027A RESERVED
|
|
RESERVED0080027B 0x0080027B RESERVED
|
|
RESERVED0080027C 0x0080027C RESERVED
|
|
RESERVED0080027D 0x0080027D RESERVED
|
|
RESERVED0080027E 0x0080027E RESERVED
|
|
RESERVED0080027F 0x0080027F RESERVED
|
|
TOP4CT 0x00800280 TOP4 Counter
|
|
TOP4CT.TOP4CT_15 15
|
|
TOP4CT.TOP4CT_14 14
|
|
TOP4CT.TOP4CT_13 13
|
|
TOP4CT.TOP4CT_12 12
|
|
TOP4CT.TOP4CT_11 11
|
|
TOP4CT.TOP4CT_10 10
|
|
TOP4CT.TOP4CT_9 9
|
|
TOP4CT.TOP4CT_8 8
|
|
TOP4CT.TOP4CT_7 7
|
|
TOP4CT.TOP4CT_6 6
|
|
TOP4CT.TOP4CT_5 5
|
|
TOP4CT.TOP4CT_4 4
|
|
TOP4CT.TOP4CT_3 3
|
|
TOP4CT.TOP4CT_2 2
|
|
TOP4CT.TOP4CT_1 1
|
|
TOP4CT.TOP4CT_0 0
|
|
TOP4RL 0x00800282 TOP4 Reload Register
|
|
TOP4RL.TOP4RL_15 15
|
|
TOP4RL.TOP4RL_14 14
|
|
TOP4RL.TOP4RL_13 13
|
|
TOP4RL.TOP4RL_12 12
|
|
TOP4RL.TOP4RL_11 11
|
|
TOP4RL.TOP4RL_10 10
|
|
TOP4RL.TOP4RL_9 9
|
|
TOP4RL.TOP4RL_8 8
|
|
TOP4RL.TOP4RL_7 7
|
|
TOP4RL.TOP4RL_6 6
|
|
TOP4RL.TOP4RL_5 5
|
|
TOP4RL.TOP4RL_4 4
|
|
TOP4RL.TOP4RL_3 3
|
|
TOP4RL.TOP4RL_2 2
|
|
TOP4RL.TOP4RL_1 1
|
|
TOP4RL.TOP4RL_0 0
|
|
RESERVED00800284 0x00800284 RESERVED
|
|
RESERVED00800285 0x00800285 RESERVED
|
|
TOP4CC 0x00800286 TOP4 Correction Register
|
|
TOP4CC.TOP4CC_15 15
|
|
TOP4CC.TOP4CC_14 14
|
|
TOP4CC.TOP4CC_13 13
|
|
TOP4CC.TOP4CC_12 12
|
|
TOP4CC.TOP4CC_11 11
|
|
TOP4CC.TOP4CC_10 10
|
|
TOP4CC.TOP4CC_9 9
|
|
TOP4CC.TOP4CC_8 8
|
|
TOP4CC.TOP4CC_7 7
|
|
TOP4CC.TOP4CC_6 6
|
|
TOP4CC.TOP4CC_5 5
|
|
TOP4CC.TOP4CC_4 4
|
|
TOP4CC.TOP4CC_3 3
|
|
TOP4CC.TOP4CC_2 2
|
|
TOP4CC.TOP4CC_1 1
|
|
TOP4CC.TOP4CC_0 0
|
|
RESERVED00800288 0x00800288 RESERVED
|
|
RESERVED00800289 0x00800289 RESERVED
|
|
RESERVED0080028A 0x0080028A RESERVED
|
|
RESERVED0080028B 0x0080028B RESERVED
|
|
RESERVED0080028C 0x0080028C RESERVED
|
|
RESERVED0080028D 0x0080028D RESERVED
|
|
RESERVED0080028E 0x0080028E RESERVED
|
|
RESERVED0080028F 0x0080028F RESERVED
|
|
TOP5CT 0x00800290 TOP5 Counter
|
|
TOP5CT.TOP5CT_15 15
|
|
TOP5CT.TOP5CT_14 14
|
|
TOP5CT.TOP5CT_13 13
|
|
TOP5CT.TOP5CT_12 12
|
|
TOP5CT.TOP5CT_11 11
|
|
TOP5CT.TOP5CT_10 10
|
|
TOP5CT.TOP5CT_9 9
|
|
TOP5CT.TOP5CT_8 8
|
|
TOP5CT.TOP5CT_7 7
|
|
TOP5CT.TOP5CT_6 6
|
|
TOP5CT.TOP5CT_5 5
|
|
TOP5CT.TOP5CT_4 4
|
|
TOP5CT.TOP5CT_3 3
|
|
TOP5CT.TOP5CT_2 2
|
|
TOP5CT.TOP5CT_1 1
|
|
TOP5CT.TOP5CT_0 0
|
|
TOP5RL 0x00800292 TOP5 Reload Register
|
|
TOP5RL.TOP5RL_15 15
|
|
TOP5RL.TOP5RL_14 14
|
|
TOP5RL.TOP5RL_13 13
|
|
TOP5RL.TOP5RL_12 12
|
|
TOP5RL.TOP5RL_11 11
|
|
TOP5RL.TOP5RL_10 10
|
|
TOP5RL.TOP5RL_9 9
|
|
TOP5RL.TOP5RL_8 8
|
|
TOP5RL.TOP5RL_7 7
|
|
TOP5RL.TOP5RL_6 6
|
|
TOP5RL.TOP5RL_5 5
|
|
TOP5RL.TOP5RL_4 4
|
|
TOP5RL.TOP5RL_3 3
|
|
TOP5RL.TOP5RL_2 2
|
|
TOP5RL.TOP5RL_1 1
|
|
TOP5RL.TOP5RL_0 0
|
|
RESERVED00800294 0x00800294 RESERVED
|
|
RESERVED00800295 0x00800295 RESERVED
|
|
TOP5CC 0x00800296 TOP5 Correction Register
|
|
TOP5CC.TOP5CC_15 15
|
|
TOP5CC.TOP5CC_14 14
|
|
TOP5CC.TOP5CC_13 13
|
|
TOP5CC.TOP5CC_12 12
|
|
TOP5CC.TOP5CC_11 11
|
|
TOP5CC.TOP5CC_10 10
|
|
TOP5CC.TOP5CC_9 9
|
|
TOP5CC.TOP5CC_8 8
|
|
TOP5CC.TOP5CC_7 7
|
|
TOP5CC.TOP5CC_6 6
|
|
TOP5CC.TOP5CC_5 5
|
|
TOP5CC.TOP5CC_4 4
|
|
TOP5CC.TOP5CC_3 3
|
|
TOP5CC.TOP5CC_2 2
|
|
TOP5CC.TOP5CC_1 1
|
|
TOP5CC.TOP5CC_0 0
|
|
RESERVED00800298 0x00800298 RESERVED
|
|
RESERVED00800299 0x00800299 RESERVED
|
|
TOP05CR0 0x0080029A TOP0-5 Control Register 0
|
|
TOP05CR0.TOP05CKS_15 15 TOP0-5 clock source selection
|
|
TOP05CR0.TOP05CKS_14 14 TOP0-5 clock source selection
|
|
TOP05CR0.TOP05ENS_11 11 TOP0-5 enable source selection
|
|
TOP05CR0.TOP05ENS_10 10 TOP0-5 enable source selection
|
|
TOP05CR0.TOP05ENS_9 9 TOP0-5 enable source selection
|
|
TOP05CR0.TOP0M_7 7 TOP0 operation mode selection
|
|
TOP05CR0.TOP0M_6 6 TOP0 operation mode selection
|
|
TOP05CR0.TOP1M_5 5 TOP1 operation mode selection
|
|
TOP05CR0.TOP1M_4 4 TOP1 operation mode selection
|
|
TOP05CR0.TOP2M_3 3 TOP2 operation mode selection
|
|
TOP05CR0.TOP2M_2 2 TOP2 operation mode selection
|
|
TOP05CR0.TOP3M_1 1 TOP3 operation mode selection
|
|
TOP05CR0.TOP3M_0 0 TOP3 operation mode selection
|
|
RESERVED0080029C 0x0080029C RESERVED
|
|
TOP05CR1 0x0080029D TOP0-5 Control Register 1
|
|
TOP05CR1.TOP4M_15 15 TOP4 operation mode selection
|
|
TOP05CR1.TOP4M_14 14 TOP4 operation mode selection
|
|
TOP05CR1.TOP5M_13 13 TOP5 operation mode selection
|
|
TOP05CR1.TOP5M_12 12 TOP5 operation mode selection
|
|
RESERVED0080029E 0x0080029E RESERVED
|
|
RESERVED0080029F 0x0080029F RESERVED
|
|
TOP6CT 0x008002A0 TOP6 Counter
|
|
TOP6CT.TOP6CT_15 15
|
|
TOP6CT.TOP6CT_14 14
|
|
TOP6CT.TOP6CT_13 13
|
|
TOP6CT.TOP6CT_12 12
|
|
TOP6CT.TOP6CT_11 11
|
|
TOP6CT.TOP6CT_10 10
|
|
TOP6CT.TOP6CT_9 9
|
|
TOP6CT.TOP6CT_8 8
|
|
TOP6CT.TOP6CT_7 7
|
|
TOP6CT.TOP6CT_6 6
|
|
TOP6CT.TOP6CT_5 5
|
|
TOP6CT.TOP6CT_4 4
|
|
TOP6CT.TOP6CT_3 3
|
|
TOP6CT.TOP6CT_2 2
|
|
TOP6CT.TOP6CT_1 1
|
|
TOP6CT.TOP6CT_0 0
|
|
TOP6RL 0x008002A2 TOP6 Reload Register
|
|
TOP6RL.TOP6RL_15 15
|
|
TOP6RL.TOP6RL_14 14
|
|
TOP6RL.TOP6RL_13 13
|
|
TOP6RL.TOP6RL_12 12
|
|
TOP6RL.TOP6RL_11 11
|
|
TOP6RL.TOP6RL_10 10
|
|
TOP6RL.TOP6RL_9 9
|
|
TOP6RL.TOP6RL_8 8
|
|
TOP6RL.TOP6RL_7 7
|
|
TOP6RL.TOP6RL_6 6
|
|
TOP6RL.TOP6RL_5 5
|
|
TOP6RL.TOP6RL_4 4
|
|
TOP6RL.TOP6RL_3 3
|
|
TOP6RL.TOP6RL_2 2
|
|
TOP6RL.TOP6RL_1 1
|
|
TOP6RL.TOP6RL_0 0
|
|
RESERVED008002A4 0x008002A4 RESERVED
|
|
RESERVED008002A5 0x008002A5 RESERVED
|
|
TOP6CC 0x008002A6 TOP6 Correction Register
|
|
TOP6CC.TOP6CC_15 15
|
|
TOP6CC.TOP6CC_14 14
|
|
TOP6CC.TOP6CC_13 13
|
|
TOP6CC.TOP6CC_12 12
|
|
TOP6CC.TOP6CC_11 11
|
|
TOP6CC.TOP6CC_10 10
|
|
TOP6CC.TOP6CC_9 9
|
|
TOP6CC.TOP6CC_8 8
|
|
TOP6CC.TOP6CC_7 7
|
|
TOP6CC.TOP6CC_6 6
|
|
TOP6CC.TOP6CC_5 5
|
|
TOP6CC.TOP6CC_4 4
|
|
TOP6CC.TOP6CC_3 3
|
|
TOP6CC.TOP6CC_2 2
|
|
TOP6CC.TOP6CC_1 1
|
|
TOP6CC.TOP6CC_0 0
|
|
RESERVED008002A8 0x008002A8 RESERVED
|
|
RESERVED008002A9 0x008002A9 RESERVED
|
|
TOP67CR 0x008002AA TOP6, 7 Control Register
|
|
TOP67CR.TOP67CKS_15 15 TOP6, TOP7 clock source selection
|
|
TOP67CR.TOP67CKS_14 14 TOP6, TOP7 clock source selection
|
|
TOP67CR.TOP67ENS_11 11 TOP6, TOP7 enable source selection
|
|
TOP67CR.TOP67ENS_10 10 TOP6, TOP7 enable source selection
|
|
TOP67CR.TOP67ENS_9 9 TOP6, TOP7 enable source selection
|
|
TOP67CR.TOP6M_7 7 TOP6 operation mode selection
|
|
TOP67CR.TOP6M_6 6 TOP6 operation mode selection
|
|
TOP67CR.TOP7M_3 3 TOP7 operation mode selection
|
|
TOP67CR.TOP7M_2 2 TOP7 operation mode selection
|
|
TOP67CR.TOP7ENS 1 TOP7 enable source selection
|
|
RESERVED008002AC 0x008002AC RESERVED
|
|
RESERVED008002AD 0x008002AD RESERVED
|
|
RESERVED008002AE 0x008002AE RESERVED
|
|
RESERVED008002AF 0x008002AF RESERVED
|
|
TOP7CT 0x008002B0 TOP7 Counter
|
|
TOP7CT.TOP7CT_15 15
|
|
TOP7CT.TOP7CT_14 14
|
|
TOP7CT.TOP7CT_13 13
|
|
TOP7CT.TOP7CT_12 12
|
|
TOP7CT.TOP7CT_11 11
|
|
TOP7CT.TOP7CT_10 10
|
|
TOP7CT.TOP7CT_9 9
|
|
TOP7CT.TOP7CT_8 8
|
|
TOP7CT.TOP7CT_7 7
|
|
TOP7CT.TOP7CT_6 6
|
|
TOP7CT.TOP7CT_5 5
|
|
TOP7CT.TOP7CT_4 4
|
|
TOP7CT.TOP7CT_3 3
|
|
TOP7CT.TOP7CT_2 2
|
|
TOP7CT.TOP7CT_1 1
|
|
TOP7CT.TOP7CT_0 0
|
|
TOP7RL 0x008002B2 TOP7 Reload Register
|
|
TOP7RL.TOP7RL_15 15
|
|
TOP7RL.TOP7RL_14 14
|
|
TOP7RL.TOP7RL_13 13
|
|
TOP7RL.TOP7RL_12 12
|
|
TOP7RL.TOP7RL_11 11
|
|
TOP7RL.TOP7RL_10 10
|
|
TOP7RL.TOP7RL_9 9
|
|
TOP7RL.TOP7RL_8 8
|
|
TOP7RL.TOP7RL_7 7
|
|
TOP7RL.TOP7RL_6 6
|
|
TOP7RL.TOP7RL_5 5
|
|
TOP7RL.TOP7RL_4 4
|
|
TOP7RL.TOP7RL_3 3
|
|
TOP7RL.TOP7RL_2 2
|
|
TOP7RL.TOP7RL_1 1
|
|
TOP7RL.TOP7RL_0 0
|
|
RESERVED008002B4 0x008002B4 RESERVED
|
|
RESERVED008002B5 0x008002B5 RESERVED
|
|
TOP7CC 0x008002B6 TOP7 Correction Register
|
|
TOP7CC.TOP7CC_15 15
|
|
TOP7CC.TOP7CC_14 14
|
|
TOP7CC.TOP7CC_13 13
|
|
TOP7CC.TOP7CC_12 12
|
|
TOP7CC.TOP7CC_11 11
|
|
TOP7CC.TOP7CC_10 10
|
|
TOP7CC.TOP7CC_9 9
|
|
TOP7CC.TOP7CC_8 8
|
|
TOP7CC.TOP7CC_7 7
|
|
TOP7CC.TOP7CC_6 6
|
|
TOP7CC.TOP7CC_5 5
|
|
TOP7CC.TOP7CC_4 4
|
|
TOP7CC.TOP7CC_3 3
|
|
TOP7CC.TOP7CC_2 2
|
|
TOP7CC.TOP7CC_1 1
|
|
TOP7CC.TOP7CC_0 0
|
|
RESERVED008002B8 0x008002B8 RESERVED
|
|
RESERVED008002B9 0x008002B9 RESERVED
|
|
RESERVED008002BA 0x008002BA RESERVED
|
|
RESERVED008002BB 0x008002BB RESERVED
|
|
RESERVED008002BC 0x008002BC RESERVED
|
|
RESERVED008002BD 0x008002BD RESERVED
|
|
RESERVED008002BE 0x008002BE RESERVED
|
|
RESERVED008002BF 0x008002BF RESERVED
|
|
TOP8CT 0x008002C0 TOP8 Counter
|
|
TOP8CT.TOP8CT_15 15
|
|
TOP8CT.TOP8CT_14 14
|
|
TOP8CT.TOP8CT_13 13
|
|
TOP8CT.TOP8CT_12 12
|
|
TOP8CT.TOP8CT_11 11
|
|
TOP8CT.TOP8CT_10 10
|
|
TOP8CT.TOP8CT_9 9
|
|
TOP8CT.TOP8CT_8 8
|
|
TOP8CT.TOP8CT_7 7
|
|
TOP8CT.TOP8CT_6 6
|
|
TOP8CT.TOP8CT_5 5
|
|
TOP8CT.TOP8CT_4 4
|
|
TOP8CT.TOP8CT_3 3
|
|
TOP8CT.TOP8CT_2 2
|
|
TOP8CT.TOP8CT_1 1
|
|
TOP8CT.TOP8CT_0 0
|
|
TOP8RL 0x008002C2 TOP8 Reload Register
|
|
TOP8RL.TOP8RL_15 15
|
|
TOP8RL.TOP8RL_14 14
|
|
TOP8RL.TOP8RL_13 13
|
|
TOP8RL.TOP8RL_12 12
|
|
TOP8RL.TOP8RL_11 11
|
|
TOP8RL.TOP8RL_10 10
|
|
TOP8RL.TOP8RL_9 9
|
|
TOP8RL.TOP8RL_8 8
|
|
TOP8RL.TOP8RL_7 7
|
|
TOP8RL.TOP8RL_6 6
|
|
TOP8RL.TOP8RL_5 5
|
|
TOP8RL.TOP8RL_4 4
|
|
TOP8RL.TOP8RL_3 3
|
|
TOP8RL.TOP8RL_2 2
|
|
TOP8RL.TOP8RL_1 1
|
|
TOP8RL.TOP8RL_0 0
|
|
RESERVED008002C4 0x008002C4 RESERVED
|
|
RESERVED008002C5 0x008002C5 RESERVED
|
|
TOP8CC 0x008002C6 TOP8 Correction Register
|
|
TOP8CC.TOP8CC_15 15
|
|
TOP8CC.TOP8CC_14 14
|
|
TOP8CC.TOP8CC_13 13
|
|
TOP8CC.TOP8CC_12 12
|
|
TOP8CC.TOP8CC_11 11
|
|
TOP8CC.TOP8CC_10 10
|
|
TOP8CC.TOP8CC_9 9
|
|
TOP8CC.TOP8CC_8 8
|
|
TOP8CC.TOP8CC_7 7
|
|
TOP8CC.TOP8CC_6 6
|
|
TOP8CC.TOP8CC_5 5
|
|
TOP8CC.TOP8CC_4 4
|
|
TOP8CC.TOP8CC_3 3
|
|
TOP8CC.TOP8CC_2 2
|
|
TOP8CC.TOP8CC_1 1
|
|
TOP8CC.TOP8CC_0 0
|
|
RESERVED008002C8 0x008002C8 RESERVED
|
|
RESERVED008002C9 0x008002C9 RESERVED
|
|
RESERVED008002CA 0x008002CA RESERVED
|
|
RESERVED008002CB 0x008002CB RESERVED
|
|
RESERVED008002CC 0x008002CC RESERVED
|
|
RESERVED008002CD 0x008002CD RESERVED
|
|
RESERVED008002CE 0x008002CE RESERVED
|
|
RESERVED008002CF 0x008002CF RESERVED
|
|
TOP9CT 0x008002D0 TOP9 Counter
|
|
TOP9CT.TOP9CT_15 15
|
|
TOP9CT.TOP9CT_14 14
|
|
TOP9CT.TOP9CT_13 13
|
|
TOP9CT.TOP9CT_12 12
|
|
TOP9CT.TOP9CT_11 11
|
|
TOP9CT.TOP9CT_10 10
|
|
TOP9CT.TOP9CT_9 9
|
|
TOP9CT.TOP9CT_8 8
|
|
TOP9CT.TOP9CT_7 7
|
|
TOP9CT.TOP9CT_6 6
|
|
TOP9CT.TOP9CT_5 5
|
|
TOP9CT.TOP9CT_4 4
|
|
TOP9CT.TOP9CT_3 3
|
|
TOP9CT.TOP9CT_2 2
|
|
TOP9CT.TOP9CT_1 1
|
|
TOP9CT.TOP9CT_0 0
|
|
TOP9RL 0x008002D2 TOP9 Reload Register
|
|
TOP9RL.TOP9RL_15 15
|
|
TOP9RL.TOP9RL_14 14
|
|
TOP9RL.TOP9RL_13 13
|
|
TOP9RL.TOP9RL_12 12
|
|
TOP9RL.TOP9RL_11 11
|
|
TOP9RL.TOP9RL_10 10
|
|
TOP9RL.TOP9RL_9 9
|
|
TOP9RL.TOP9RL_8 8
|
|
TOP9RL.TOP9RL_7 7
|
|
TOP9RL.TOP9RL_6 6
|
|
TOP9RL.TOP9RL_5 5
|
|
TOP9RL.TOP9RL_4 4
|
|
TOP9RL.TOP9RL_3 3
|
|
TOP9RL.TOP9RL_2 2
|
|
TOP9RL.TOP9RL_1 1
|
|
TOP9RL.TOP9RL_0 0
|
|
RESERVED008002D4 0x008002D4 RESERVED
|
|
RESERVED008002D5 0x008002D5 RESERVED
|
|
TOP9CC 0x008002D6 TOP9 Correction Register
|
|
TOP9CC.TOP9CC_15 15
|
|
TOP9CC.TOP9CC_14 14
|
|
TOP9CC.TOP9CC_13 13
|
|
TOP9CC.TOP9CC_12 12
|
|
TOP9CC.TOP9CC_11 11
|
|
TOP9CC.TOP9CC_10 10
|
|
TOP9CC.TOP9CC_9 9
|
|
TOP9CC.TOP9CC_8 8
|
|
TOP9CC.TOP9CC_7 7
|
|
TOP9CC.TOP9CC_6 6
|
|
TOP9CC.TOP9CC_5 5
|
|
TOP9CC.TOP9CC_4 4
|
|
TOP9CC.TOP9CC_3 3
|
|
TOP9CC.TOP9CC_2 2
|
|
TOP9CC.TOP9CC_1 1
|
|
TOP9CC.TOP9CC_0 0
|
|
RESERVED008002D8 0x008002D8 RESERVED
|
|
RESERVED008002D9 0x008002D9 RESERVED
|
|
RESERVED008002DA 0x008002DA RESERVED
|
|
RESERVED008002DB 0x008002DB RESERVED
|
|
RESERVED008002DC 0x008002DC RESERVED
|
|
RESERVED008002DD 0x008002DD RESERVED
|
|
RESERVED008002DE 0x008002DE RESERVED
|
|
RESERVED008002DF 0x008002DF RESERVED
|
|
TOP10CT 0x008002E0 TOP10 Counter
|
|
TOP10CT.TOP10CT_15 15
|
|
TOP10CT.TOP10CT_14 14
|
|
TOP10CT.TOP10CT_13 13
|
|
TOP10CT.TOP10CT_12 12
|
|
TOP10CT.TOP10CT_11 11
|
|
TOP10CT.TOP10CT_10 10
|
|
TOP10CT.TOP10CT_9 9
|
|
TOP10CT.TOP10CT_8 8
|
|
TOP10CT.TOP10CT_7 7
|
|
TOP10CT.TOP10CT_6 6
|
|
TOP10CT.TOP10CT_5 5
|
|
TOP10CT.TOP10CT_4 4
|
|
TOP10CT.TOP10CT_3 3
|
|
TOP10CT.TOP10CT_2 2
|
|
TOP10CT.TOP10CT_1 1
|
|
TOP10CT.TOP10CT_0 0
|
|
TOP10RL 0x008002E2 TOP10 Reload Register
|
|
TOP10RL.TOP10RL_15 15
|
|
TOP10RL.TOP10RL_14 14
|
|
TOP10RL.TOP10RL_13 13
|
|
TOP10RL.TOP10RL_12 12
|
|
TOP10RL.TOP10RL_11 11
|
|
TOP10RL.TOP10RL_10 10
|
|
TOP10RL.TOP10RL_9 9
|
|
TOP10RL.TOP10RL_8 8
|
|
TOP10RL.TOP10RL_7 7
|
|
TOP10RL.TOP10RL_6 6
|
|
TOP10RL.TOP10RL_5 5
|
|
TOP10RL.TOP10RL_4 4
|
|
TOP10RL.TOP10RL_3 3
|
|
TOP10RL.TOP10RL_2 2
|
|
TOP10RL.TOP10RL_1 1
|
|
TOP10RL.TOP10RL_0 0
|
|
RESERVED008002E4 0x008002E4 RESERVED
|
|
RESERVED008002E5 0x008002E5 RESERVED
|
|
TOP10CC 0x008002E6 TOP10 Correction Register
|
|
TOP10CC.TOP10CC_15 15
|
|
TOP10CC.TOP10CC_14 14
|
|
TOP10CC.TOP10CC_13 13
|
|
TOP10CC.TOP10CC_12 12
|
|
TOP10CC.TOP10CC_11 11
|
|
TOP10CC.TOP10CC_10 10
|
|
TOP10CC.TOP10CC_9 9
|
|
TOP10CC.TOP10CC_8 8
|
|
TOP10CC.TOP10CC_7 7
|
|
TOP10CC.TOP10CC_6 6
|
|
TOP10CC.TOP10CC_5 5
|
|
TOP10CC.TOP10CC_4 4
|
|
TOP10CC.TOP10CC_3 3
|
|
TOP10CC.TOP10CC_2 2
|
|
TOP10CC.TOP10CC_1 1
|
|
TOP10CC.TOP10CC_0 0
|
|
RESERVED008002E8 0x008002E8 RESERVED
|
|
RESERVED008002E9 0x008002E9 RESERVED
|
|
TOP810CR 0x008002EA TOP8-10 Control Register
|
|
TOP810CR.TOP810CKS_15 15 TOP8-10 clock source selection
|
|
TOP810CR.TOP810CKS_14 14 TOP8-10 clock source selection
|
|
TOP810CR.TOP810ENS 11 TOP8-10 enable source selection
|
|
TOP810CR.TOP8M_7 7 TOP8 operation mode selection
|
|
TOP810CR.TOP8M_6 6 TOP8 operation mode selection
|
|
TOP810CR.TOP9M_5 5 TOP9 operation mode selection
|
|
TOP810CR.TOP9M_4 4 TOP9 operation mode selection
|
|
TOP810CR.TOP10M_3 3 TOP10 operation mode selection
|
|
TOP810CR.TOP10M_2 2 TOP10 operation mode selection
|
|
RESERVED008002EC 0x008002EC RESERVED
|
|
RESERVED008002ED 0x008002ED RESERVED
|
|
RESERVED008002F0 0x008002F0 RESERVED
|
|
RESERVED008002F1 0x008002F1 RESERVED
|
|
RESERVED008002F2 0x008002F2 RESERVED
|
|
RESERVED008002F3 0x008002F3 RESERVED
|
|
RESERVED008002F4 0x008002F4 RESERVED
|
|
RESERVED008002F5 0x008002F5 RESERVED
|
|
RESERVED008002F6 0x008002F6 RESERVED
|
|
RESERVED008002F7 0x008002F7 RESERVED
|
|
RESERVED008002F8 0x008002F8 RESERVED
|
|
RESERVED008002F9 0x008002F9 RESERVED
|
|
TOPEEN 0x008002FA TOP0-10 External Enable Register
|
|
TOPEEN.TOP0EEN 15 TOP0 external enable permit
|
|
TOPEEN.TOP1EEN 14 TOP1 external enable permit
|
|
TOPEEN.TOP2EEN 13 TOP2 external enable permit
|
|
TOPEEN.TOP3EEN 12 TOP3 external enable permit
|
|
TOPEEN.TOP4EEN 11 TOP4 external enable permit
|
|
TOPEEN.TOP5EEN 10 TOP5 external enable permit
|
|
TOPEEN.TOP6EEN 9 TOP6 external enable permit
|
|
TOPEEN.TOP7EEN 8 TOP7 external enable permit
|
|
TOPEEN.TOP8EEN 7 TOP8 external enable permit
|
|
TOPEEN.TOP9EEN 6 TOP9 external enable permit
|
|
TOPEEN.TOP10EEN 5 TOP10 external enable permit
|
|
TOPPRO 0x008002FC TOP0-10 Enable Protect Register
|
|
TOPPRO.TOP0PRO 15 TOP0 enable protect
|
|
TOPPRO.TOP1PRO 14 TOP1 enable protect
|
|
TOPPRO.TOP2PRO 13 TOP2 enable protect
|
|
TOPPRO.TOP3PRO 12 TOP3 enable protect
|
|
TOPPRO.TOP4PRO 11 TOP4 enable protect
|
|
TOPPRO.TOP5PRO 10 TOP5 enable protect
|
|
TOPPRO.TOP6PRO 9 TOP6 enable protect
|
|
TOPPRO.TOP7PRO 8 TOP7 enable protect
|
|
TOPPRO.TOP8PRO 7 TOP8 enable protect
|
|
TOPPRO.TOP9PRO 6 TOP9 enable protect
|
|
TOPPRO.TOP10PRO 5 TO10P enable protect
|
|
TOPCEN 0x008002FE TOP0-10 Count Enable Register
|
|
TOPCEN.TOP0CEN 15 TOP0 count enable
|
|
TOPCEN.TOP1CEN 14 TOP1 count enable
|
|
TOPCEN.TOP2CEN 13 TOP2 count enable
|
|
TOPCEN.TOP3CEN 12 TOP3 count enable
|
|
TOPCEN.TOP4CEN 11 TOP4 count enable
|
|
TOPCEN.TOP5CEN 10 TOP5 count enable
|
|
TOPCEN.TOP6CEN 9 TOP6 count enable
|
|
TOPCEN.TOP7CEN 8 TOP7 count enable
|
|
TOPCEN.TOP8CEN 7 TOP8 count enable
|
|
TOPCEN.TOP9CEN 6 TOP9 count enable
|
|
TOPCEN.TOP10CEN 5 TOP10 count enable
|
|
TIO0CT 0x00800300 TIO0 Counter
|
|
TIO0CT.TIO0CT_15 15
|
|
TIO0CT.TIO0CT_14 14
|
|
TIO0CT.TIO0CT_13 13
|
|
TIO0CT.TIO0CT_12 12
|
|
TIO0CT.TIO0CT_11 11
|
|
TIO0CT.TIO0CT_10 10
|
|
TIO0CT.TIO0CT_9 9
|
|
TIO0CT.TIO0CT_8 8
|
|
TIO0CT.TIO0CT_7 7
|
|
TIO0CT.TIO0CT_6 6
|
|
TIO0CT.TIO0CT_5 5
|
|
TIO0CT.TIO0CT_4 4
|
|
TIO0CT.TIO0CT_3 3
|
|
TIO0CT.TIO0CT_2 2
|
|
TIO0CT.TIO0CT_1 1
|
|
TIO0CT.TIO0CT_0 0
|
|
RESERVED00800302 0x00800302 RESERVED
|
|
RESERVED00800303 0x00800303 RESERVED
|
|
TIO0RL1 0x00800304 TIO0 Reload Register
|
|
TIO0RL1.TIO0RL1_15 15
|
|
TIO0RL1.TIO0RL1_14 14
|
|
TIO0RL1.TIO0RL1_13 13
|
|
TIO0RL1.TIO0RL1_12 12
|
|
TIO0RL1.TIO0RL1_11 11
|
|
TIO0RL1.TIO0RL1_10 10
|
|
TIO0RL1.TIO0RL1_9 9
|
|
TIO0RL1.TIO0RL1_8 8
|
|
TIO0RL1.TIO0RL1_7 7
|
|
TIO0RL1.TIO0RL1_6 6
|
|
TIO0RL1.TIO0RL1_5 5
|
|
TIO0RL1.TIO0RL1_4 4
|
|
TIO0RL1.TIO0RL1_3 3
|
|
TIO0RL1.TIO0RL1_2 2
|
|
TIO0RL1.TIO0RL1_1 1
|
|
TIO0RL1.TIO0RL1_0 0
|
|
TIO0RL0 0x00800306 TIO0 Reload 0/Measure Register
|
|
TIO0RL0.TIO0RL0_15 15
|
|
TIO0RL0.TIO0RL0_14 14
|
|
TIO0RL0.TIO0RL0_13 13
|
|
TIO0RL0.TIO0RL0_12 12
|
|
TIO0RL0.TIO0RL0_11 11
|
|
TIO0RL0.TIO0RL0_10 10
|
|
TIO0RL0.TIO0RL0_9 9
|
|
TIO0RL0.TIO0RL0_8 8
|
|
TIO0RL0.TIO0RL0_7 7
|
|
TIO0RL0.TIO0RL0_6 6
|
|
TIO0RL0.TIO0RL0_5 5
|
|
TIO0RL0.TIO0RL0_4 4
|
|
TIO0RL0.TIO0RL0_3 3
|
|
TIO0RL0.TIO0RL0_2 2
|
|
TIO0RL0.TIO0RL0_1 1
|
|
TIO0RL0.TIO0RL0_0 0
|
|
RESERVED00800308 0x00800308 RESERVED
|
|
RESERVED00800309 0x00800309 RESERVED
|
|
RESERVED0080030A 0x0080030A RESERVED
|
|
RESERVED0080030B 0x0080030B RESERVED
|
|
RESERVED0080030C 0x0080030C RESERVED
|
|
RESERVED0080030D 0x0080030D RESERVED
|
|
RESERVED0080030E 0x0080030E RESERVED
|
|
RESERVED0080030F 0x0080030F RESERVED
|
|
TIO1CT 0x00800310 TIO1 Counter
|
|
TIO1CT.TIO1CT_15 15
|
|
TIO1CT.TIO1CT_14 14
|
|
TIO1CT.TIO1CT_13 13
|
|
TIO1CT.TIO1CT_12 12
|
|
TIO1CT.TIO1CT_11 11
|
|
TIO1CT.TIO1CT_10 10
|
|
TIO1CT.TIO1CT_9 9
|
|
TIO1CT.TIO1CT_8 8
|
|
TIO1CT.TIO1CT_7 7
|
|
TIO1CT.TIO1CT_6 6
|
|
TIO1CT.TIO1CT_5 5
|
|
TIO1CT.TIO1CT_4 4
|
|
TIO1CT.TIO1CT_3 3
|
|
TIO1CT.TIO1CT_2 2
|
|
TIO1CT.TIO1CT_1 1
|
|
TIO1CT.TIO1CT_0 0
|
|
RESERVED00800312 0x00800312 RESERVED
|
|
RESERVED00800313 0x00800313 RESERVED
|
|
TIO1RL1 0x00800314 TIO1 Reload Register
|
|
TIO1RL1.TIO1RL1_15 15
|
|
TIO1RL1.TIO1RL1_14 14
|
|
TIO1RL1.TIO1RL1_13 13
|
|
TIO1RL1.TIO1RL1_12 12
|
|
TIO1RL1.TIO1RL1_11 11
|
|
TIO1RL1.TIO1RL1_10 10
|
|
TIO1RL1.TIO1RL1_9 9
|
|
TIO1RL1.TIO1RL1_8 8
|
|
TIO1RL1.TIO1RL1_7 7
|
|
TIO1RL1.TIO1RL1_6 6
|
|
TIO1RL1.TIO1RL1_5 5
|
|
TIO1RL1.TIO1RL1_4 4
|
|
TIO1RL1.TIO1RL1_3 3
|
|
TIO1RL1.TIO1RL1_2 2
|
|
TIO1RL1.TIO1RL1_1 1
|
|
TIO1RL1.TIO1RL1_0 0
|
|
TIO1RL0 0x00800316 TIO1 Reload 0/Measure Register
|
|
TIO1RL0.TIO1RL0_15 15
|
|
TIO1RL0.TIO1RL0_14 14
|
|
TIO1RL0.TIO1RL0_13 13
|
|
TIO1RL0.TIO1RL0_12 12
|
|
TIO1RL0.TIO1RL0_11 11
|
|
TIO1RL0.TIO1RL0_10 10
|
|
TIO1RL0.TIO1RL0_9 9
|
|
TIO1RL0.TIO1RL0_8 8
|
|
TIO1RL0.TIO1RL0_7 7
|
|
TIO1RL0.TIO1RL0_6 6
|
|
TIO1RL0.TIO1RL0_5 5
|
|
TIO1RL0.TIO1RL0_4 4
|
|
TIO1RL0.TIO1RL0_3 3
|
|
TIO1RL0.TIO1RL0_2 2
|
|
TIO1RL0.TIO1RL0_1 1
|
|
TIO1RL0.TIO1RL0_0 0
|
|
RESERVED00800318 0x00800318 RESERVED
|
|
RESERVED00800319 0x00800319 RESERVED
|
|
TIO03CR0 0x0080031A TIO0-3 Control Register 0
|
|
TIO03CR0.TIO0M_15 15 TIO0 operation mode selection
|
|
TIO03CR0.TIO0M_14 14 TIO0 operation mode selection
|
|
TIO03CR0.TIO0M_13 13 TIO0 operation mode selection
|
|
TIO03CR0.TIO0ENS 12 TIO0 enable/ measure input source selection
|
|
TIO03CR0.TIO1M_11 11 TIO1 operation mode selection
|
|
TIO03CR0.TIO1M_10 10 TIO1 operation mode selection
|
|
TIO03CR0.TIO1M_9 9 TIO1 operation mode selection
|
|
TIO03CR0.TIO1ENS 8 TIO1 enable/ measure input source selection
|
|
TIO03CR0.TIO2M_7 7 TIO2 operation mode selection
|
|
TIO03CR0.TIO2M_6 6 TIO2 operation mode selection
|
|
TIO03CR0.TIO2M_5 5 TIO2 operation mode selection
|
|
TIO03CR0.TIO2ENS 4 TIO2 enable/ measure input source selection
|
|
TIO03CR0.TIO3M_3 3 TIO3 operation mode selection
|
|
TIO03CR0.TIO3M_2 2 TIO3 operation mode selection
|
|
TIO03CR0.TIO3M_1 1 TIO3 operation mode selection
|
|
TIO03CR0.TIO3EEN 0 TIO3 enable/ measure input source selection
|
|
RESERVED0080031B 0x0080031B RESERVED
|
|
RESERVED0080031C 0x0080031C RESERVED
|
|
TIO03CR1 0x0080031D TIO0-3 Control Register 1
|
|
TIO03CR1.TIO03CKS_15 15 TIO0-3 clock source selection
|
|
TIO03CR1.TIO03CKS_14 14 TIO0-3 clock source selection
|
|
RESERVED0080031E 0x0080031E RESERVED
|
|
RESERVED0080031F 0x0080031F RESERVED
|
|
TIO2CT 0x00800320 TIO2 Counter
|
|
TIO2CT.TIO2CT_15 15
|
|
TIO2CT.TIO2CT_14 14
|
|
TIO2CT.TIO2CT_13 13
|
|
TIO2CT.TIO2CT_12 12
|
|
TIO2CT.TIO2CT_11 11
|
|
TIO2CT.TIO2CT_10 10
|
|
TIO2CT.TIO2CT_9 9
|
|
TIO2CT.TIO2CT_8 8
|
|
TIO2CT.TIO2CT_7 7
|
|
TIO2CT.TIO2CT_6 6
|
|
TIO2CT.TIO2CT_5 5
|
|
TIO2CT.TIO2CT_4 4
|
|
TIO2CT.TIO2CT_3 3
|
|
TIO2CT.TIO2CT_2 2
|
|
TIO2CT.TIO2CT_1 1
|
|
TIO2CT.TIO2CT_0 0
|
|
RESERVED00800322 0x00800322 RESERVED
|
|
RESERVED00800323 0x00800323 RESERVED
|
|
TIO2RL1 0x00800324 TIO2 Reload 1 Register
|
|
TIO2RL1.TIO2RL1_15 15
|
|
TIO2RL1.TIO2RL1_14 14
|
|
TIO2RL1.TIO2RL1_13 13
|
|
TIO2RL1.TIO2RL1_12 12
|
|
TIO2RL1.TIO2RL1_11 11
|
|
TIO2RL1.TIO2RL1_10 10
|
|
TIO2RL1.TIO2RL1_9 9
|
|
TIO2RL1.TIO2RL1_8 8
|
|
TIO2RL1.TIO2RL1_7 7
|
|
TIO2RL1.TIO2RL1_6 6
|
|
TIO2RL1.TIO2RL1_5 5
|
|
TIO2RL1.TIO2RL1_4 4
|
|
TIO2RL1.TIO2RL1_3 3
|
|
TIO2RL1.TIO2RL1_2 2
|
|
TIO2RL1.TIO2RL1_1 1
|
|
TIO2RL1.TIO2RL1_0 0
|
|
TIO2RL0 0x00800326 TIO2 Reload 0/Measure Register
|
|
TIO2RL0.TIO2RL0_15 15
|
|
TIO2RL0.TIO2RL0_14 14
|
|
TIO2RL0.TIO2RL0_13 13
|
|
TIO2RL0.TIO2RL0_12 12
|
|
TIO2RL0.TIO2RL0_11 11
|
|
TIO2RL0.TIO2RL0_10 10
|
|
TIO2RL0.TIO2RL0_9 9
|
|
TIO2RL0.TIO2RL0_8 8
|
|
TIO2RL0.TIO2RL0_7 7
|
|
TIO2RL0.TIO2RL0_6 6
|
|
TIO2RL0.TIO2RL0_5 5
|
|
TIO2RL0.TIO2RL0_4 4
|
|
TIO2RL0.TIO2RL0_3 3
|
|
TIO2RL0.TIO2RL0_2 2
|
|
TIO2RL0.TIO2RL0_1 1
|
|
TIO2RL0.TIO2RL0_0 0
|
|
RESERVED00800328 0x00800328 RESERVED
|
|
RESERVED00800329 0x00800329 RESERVED
|
|
RESERVED0080032A 0x0080032A RESERVED
|
|
RESERVED0080032B 0x0080032B RESERVED
|
|
RESERVED0080032C 0x0080032C RESERVED
|
|
RESERVED0080032D 0x0080032D RESERVED
|
|
RESERVED0080032E 0x0080032E RESERVED
|
|
RESERVED0080032F 0x0080032F RESERVED
|
|
TIO3CT 0x00800330 TIO3 Counter
|
|
TIO3CT.TIO3CT_15 15
|
|
TIO3CT.TIO3CT_14 14
|
|
TIO3CT.TIO3CT_13 13
|
|
TIO3CT.TIO3CT_12 12
|
|
TIO3CT.TIO3CT_11 11
|
|
TIO3CT.TIO3CT_10 10
|
|
TIO3CT.TIO3CT_9 9
|
|
TIO3CT.TIO3CT_8 8
|
|
TIO3CT.TIO3CT_7 7
|
|
TIO3CT.TIO3CT_6 6
|
|
TIO3CT.TIO3CT_5 5
|
|
TIO3CT.TIO3CT_4 4
|
|
TIO3CT.TIO3CT_3 3
|
|
TIO3CT.TIO3CT_2 2
|
|
TIO3CT.TIO3CT_1 1
|
|
TIO3CT.TIO3CT_0 0
|
|
RESERVED00800332 0x00800332 RESERVED
|
|
RESERVED00800333 0x00800333 RESERVED
|
|
TIO3RL1 0x00800334 TIO3 Reload 1 Register
|
|
TIO3RL1.TIO3RL1_15 15
|
|
TIO3RL1.TIO3RL1_14 14
|
|
TIO3RL1.TIO3RL1_13 13
|
|
TIO3RL1.TIO3RL1_12 12
|
|
TIO3RL1.TIO3RL1_11 11
|
|
TIO3RL1.TIO3RL1_10 10
|
|
TIO3RL1.TIO3RL1_9 9
|
|
TIO3RL1.TIO3RL1_8 8
|
|
TIO3RL1.TIO3RL1_7 7
|
|
TIO3RL1.TIO3RL1_6 6
|
|
TIO3RL1.TIO3RL1_5 5
|
|
TIO3RL1.TIO3RL1_4 4
|
|
TIO3RL1.TIO3RL1_3 3
|
|
TIO3RL1.TIO3RL1_2 2
|
|
TIO3RL1.TIO3RL1_1 1
|
|
TIO3RL1.TIO3RL1_0 0
|
|
TIO3RL0 0x00800336 TIO3 Reload 0/Measure Register
|
|
TIO3RL0.TIO3RL0_15 15
|
|
TIO3RL0.TIO3RL0_14 14
|
|
TIO3RL0.TIO3RL0_13 13
|
|
TIO3RL0.TIO3RL0_12 12
|
|
TIO3RL0.TIO3RL0_11 11
|
|
TIO3RL0.TIO3RL0_10 10
|
|
TIO3RL0.TIO3RL0_9 9
|
|
TIO3RL0.TIO3RL0_8 8
|
|
TIO3RL0.TIO3RL0_7 7
|
|
TIO3RL0.TIO3RL0_6 6
|
|
TIO3RL0.TIO3RL0_5 5
|
|
TIO3RL0.TIO3RL0_4 4
|
|
TIO3RL0.TIO3RL0_3 3
|
|
TIO3RL0.TIO3RL0_2 2
|
|
TIO3RL0.TIO3RL0_1 1
|
|
TIO3RL0.TIO3RL0_0 0
|
|
RESERVED00800338 0x00800338 RESERVED
|
|
RESERVED00800339 0x00800339 RESERVED
|
|
RESERVED0080033A 0x0080033A RESERVED
|
|
RESERVED0080033B 0x0080033B RESERVED
|
|
RESERVED0080033C 0x0080033C RESERVED
|
|
RESERVED0080033D 0x0080033D RESERVED
|
|
RESERVED0080033E 0x0080033E RESERVED
|
|
RESERVED0080033F 0x0080033F RESERVED
|
|
TIO4CT 0x00800340 TIO4 Counter
|
|
TIO4CT.TIO4CT_15 15
|
|
TIO4CT.TIO4CT_14 14
|
|
TIO4CT.TIO4CT_13 13
|
|
TIO4CT.TIO4CT_12 12
|
|
TIO4CT.TIO4CT_11 11
|
|
TIO4CT.TIO4CT_10 10
|
|
TIO4CT.TIO4CT_9 9
|
|
TIO4CT.TIO4CT_8 8
|
|
TIO4CT.TIO4CT_7 7
|
|
TIO4CT.TIO4CT_6 6
|
|
TIO4CT.TIO4CT_5 5
|
|
TIO4CT.TIO4CT_4 4
|
|
TIO4CT.TIO4CT_3 3
|
|
TIO4CT.TIO4CT_2 2
|
|
TIO4CT.TIO4CT_1 1
|
|
TIO4CT.TIO4CT_0 0
|
|
RESERVED00800342 0x00800342 RESERVED
|
|
RESERVED00800343 0x00800343 RESERVED
|
|
TIO4RL1 0x00800344 TIO4 Reload 1 Register
|
|
TIO4RL1.TIO4RL1_15 15
|
|
TIO4RL1.TIO4RL1_14 14
|
|
TIO4RL1.TIO4RL1_13 13
|
|
TIO4RL1.TIO4RL1_12 12
|
|
TIO4RL1.TIO4RL1_11 11
|
|
TIO4RL1.TIO4RL1_10 10
|
|
TIO4RL1.TIO4RL1_9 9
|
|
TIO4RL1.TIO4RL1_8 8
|
|
TIO4RL1.TIO4RL1_7 7
|
|
TIO4RL1.TIO4RL1_6 6
|
|
TIO4RL1.TIO4RL1_5 5
|
|
TIO4RL1.TIO4RL1_4 4
|
|
TIO4RL1.TIO4RL1_3 3
|
|
TIO4RL1.TIO4RL1_2 2
|
|
TIO4RL1.TIO4RL1_1 1
|
|
TIO4RL1.TIO4RL1_0 0
|
|
TIO4RL0 0x00800346 TIO4 Reload 0/Measure Register
|
|
TIO4RL0.TIO4RL0_15 15
|
|
TIO4RL0.TIO4RL0_14 14
|
|
TIO4RL0.TIO4RL0_13 13
|
|
TIO4RL0.TIO4RL0_12 12
|
|
TIO4RL0.TIO4RL0_11 11
|
|
TIO4RL0.TIO4RL0_10 10
|
|
TIO4RL0.TIO4RL0_9 9
|
|
TIO4RL0.TIO4RL0_8 8
|
|
TIO4RL0.TIO4RL0_7 7
|
|
TIO4RL0.TIO4RL0_6 6
|
|
TIO4RL0.TIO4RL0_5 5
|
|
TIO4RL0.TIO4RL0_4 4
|
|
TIO4RL0.TIO4RL0_3 3
|
|
TIO4RL0.TIO4RL0_2 2
|
|
TIO4RL0.TIO4RL0_1 1
|
|
TIO4RL0.TIO4RL0_0 0
|
|
RESERVED00800348 0x00800348 RESERVED
|
|
RESERVED00800349 0x00800349 RESERVED
|
|
TIO4CR 0x0080034A TIO4 Control Register
|
|
TIO4CR.TIO4M_7 7 TIO4 operation mode selection
|
|
TIO4CR.TIO4M_6 6 TIO4 operation mode selection
|
|
TIO4CR.TIO4M_5 5 TIO4 operation mode selection
|
|
TIO4CR.TIO34ENS_4 4 TIO3,4 enable/measure input source selection
|
|
TIO4CR.TIO34ENS_3 3 TIO3,4 enable/measure input source selection
|
|
TIO4CR.TIO4EEN 2 TIO4 external input enable
|
|
TIO4CR.TIO4CKS_1 1 TIO4 clock source selection
|
|
TIO4CR.TIO4CKS_0 0 TIO4 clock source selection
|
|
TIO5CR 0x0080034B TIO5 Control Register
|
|
TIO5CR.TIO5M_15 15 TIO5 operation mode selection
|
|
TIO5CR.TIO5M_14 14 TIO5 operation mode selection
|
|
TIO5CR.TIO5M_13 13 TIO5 operation mode selection
|
|
TIO5CR.TIO5ENS_12 12 TIO5 enable/measure input source selection
|
|
TIO5CR.TIO5ENS_11 11 TIO5 enable/measure input source selection
|
|
TIO5CR.TIO5CKS_10 10 TIO5 clock source selection
|
|
TIO5CR.TIO5CKS_9 9 TIO5 clock source selection
|
|
TIO5CR.TIO5CKS_8 8 TIO5 clock source selection
|
|
RESERVED0080034C 0x0080034C RESERVED
|
|
RESERVED0080034D 0x0080034D RESERVED
|
|
RESERVED0080034E 0x0080034E RESERVED
|
|
RESERVED0080034F 0x0080034F RESERVED
|
|
TIO5CT 0x00800350 TIO5 Counter
|
|
TIO5CT.TIO5CT_15 15
|
|
TIO5CT.TIO5CT_14 14
|
|
TIO5CT.TIO5CT_13 13
|
|
TIO5CT.TIO5CT_12 12
|
|
TIO5CT.TIO5CT_11 11
|
|
TIO5CT.TIO5CT_10 10
|
|
TIO5CT.TIO5CT_9 9
|
|
TIO5CT.TIO5CT_8 8
|
|
TIO5CT.TIO5CT_7 7
|
|
TIO5CT.TIO5CT_6 6
|
|
TIO5CT.TIO5CT_5 5
|
|
TIO5CT.TIO5CT_4 4
|
|
TIO5CT.TIO5CT_3 3
|
|
TIO5CT.TIO5CT_2 2
|
|
TIO5CT.TIO5CT_1 1
|
|
TIO5CT.TIO5CT_0 0
|
|
RESERVED00800352 0x00800352 RESERVED
|
|
RESERVED00800353 0x00800353 RESERVED
|
|
TIO5RL1 0x00800354 TIO5 Reload 1 Register
|
|
TIO5RL1.TIO5RL1_15 15
|
|
TIO5RL1.TIO5RL1_14 14
|
|
TIO5RL1.TIO5RL1_13 13
|
|
TIO5RL1.TIO5RL1_12 12
|
|
TIO5RL1.TIO5RL1_11 11
|
|
TIO5RL1.TIO5RL1_10 10
|
|
TIO5RL1.TIO5RL1_9 9
|
|
TIO5RL1.TIO5RL1_8 8
|
|
TIO5RL1.TIO5RL1_7 7
|
|
TIO5RL1.TIO5RL1_6 6
|
|
TIO5RL1.TIO5RL1_5 5
|
|
TIO5RL1.TIO5RL1_4 4
|
|
TIO5RL1.TIO5RL1_3 3
|
|
TIO5RL1.TIO5RL1_2 2
|
|
TIO5RL1.TIO5RL1_1 1
|
|
TIO5RL1.TIO5RL1_0 0
|
|
TIO5RL0 0x00800356 TIO5 Reload 0/Measure Register
|
|
TIO5RL0.TIO5RL0_15 15
|
|
TIO5RL0.TIO5RL0_14 14
|
|
TIO5RL0.TIO5RL0_13 13
|
|
TIO5RL0.TIO5RL0_12 12
|
|
TIO5RL0.TIO5RL0_11 11
|
|
TIO5RL0.TIO5RL0_10 10
|
|
TIO5RL0.TIO5RL0_9 9
|
|
TIO5RL0.TIO5RL0_8 8
|
|
TIO5RL0.TIO5RL0_7 7
|
|
TIO5RL0.TIO5RL0_6 6
|
|
TIO5RL0.TIO5RL0_5 5
|
|
TIO5RL0.TIO5RL0_4 4
|
|
TIO5RL0.TIO5RL0_3 3
|
|
TIO5RL0.TIO5RL0_2 2
|
|
TIO5RL0.TIO5RL0_1 1
|
|
TIO5RL0.TIO5RL0_0 0
|
|
RESERVED00800358 0x00800358 RESERVED
|
|
RESERVED00800359 0x00800359 RESERVED
|
|
RESERVED0080035A 0x0080035A RESERVED
|
|
RESERVED0080035B 0x0080035B RESERVED
|
|
RESERVED0080035C 0x0080035C RESERVED
|
|
RESERVED0080035D 0x0080035D RESERVED
|
|
RESERVED0080035E 0x0080035E RESERVED
|
|
RESERVED0080035F 0x0080035F RESERVED
|
|
TIO6CT 0x00800360 TIO6 Counter
|
|
TIO6CT.TIO6CT_15 15
|
|
TIO6CT.TIO6CT_14 14
|
|
TIO6CT.TIO6CT_13 13
|
|
TIO6CT.TIO6CT_12 12
|
|
TIO6CT.TIO6CT_11 11
|
|
TIO6CT.TIO6CT_10 10
|
|
TIO6CT.TIO6CT_9 9
|
|
TIO6CT.TIO6CT_8 8
|
|
TIO6CT.TIO6CT_7 7
|
|
TIO6CT.TIO6CT_6 6
|
|
TIO6CT.TIO6CT_5 5
|
|
TIO6CT.TIO6CT_4 4
|
|
TIO6CT.TIO6CT_3 3
|
|
TIO6CT.TIO6CT_2 2
|
|
TIO6CT.TIO6CT_1 1
|
|
TIO6CT.TIO6CT_0 0
|
|
RESERVED00800362 0x00800362 RESERVED
|
|
RESERVED00800363 0x00800363 RESERVED
|
|
TIO6RL1 0x00800364 TIO6 Reload 1 Register
|
|
TIO6RL1.TIO6RL1_15 15
|
|
TIO6RL1.TIO6RL1_14 14
|
|
TIO6RL1.TIO6RL1_13 13
|
|
TIO6RL1.TIO6RL1_12 12
|
|
TIO6RL1.TIO6RL1_11 11
|
|
TIO6RL1.TIO6RL1_10 10
|
|
TIO6RL1.TIO6RL1_9 9
|
|
TIO6RL1.TIO6RL1_8 8
|
|
TIO6RL1.TIO6RL1_7 7
|
|
TIO6RL1.TIO6RL1_6 6
|
|
TIO6RL1.TIO6RL1_5 5
|
|
TIO6RL1.TIO6RL1_4 4
|
|
TIO6RL1.TIO6RL1_3 3
|
|
TIO6RL1.TIO6RL1_2 2
|
|
TIO6RL1.TIO6RL1_1 1
|
|
TIO6RL1.TIO6RL1_0 0
|
|
TIO6RL0 0x00800366 TIO6 Reload 0/Measure Register
|
|
TIO6RL0.TIO6RL0_15 15
|
|
TIO6RL0.TIO6RL0_14 14
|
|
TIO6RL0.TIO6RL0_13 13
|
|
TIO6RL0.TIO6RL0_12 12
|
|
TIO6RL0.TIO6RL0_11 11
|
|
TIO6RL0.TIO6RL0_10 10
|
|
TIO6RL0.TIO6RL0_9 9
|
|
TIO6RL0.TIO6RL0_8 8
|
|
TIO6RL0.TIO6RL0_7 7
|
|
TIO6RL0.TIO6RL0_6 6
|
|
TIO6RL0.TIO6RL0_5 5
|
|
TIO6RL0.TIO6RL0_4 4
|
|
TIO6RL0.TIO6RL0_3 3
|
|
TIO6RL0.TIO6RL0_2 2
|
|
TIO6RL0.TIO6RL0_1 1
|
|
TIO6RL0.TIO6RL0_0 0
|
|
RESERVED00800368 0x00800368 RESERVED
|
|
RESERVED00800369 0x00800369 RESERVED
|
|
TIO6CR 0x0080036A TIO6 Control Register
|
|
TIO6CR.TIO6M_7 7 TIO6 operation mode selection
|
|
TIO6CR.TIO6M_6 6 TIO6 operation mode selection
|
|
TIO6CR.TIO6M_5 5 TIO6 operation mode selection
|
|
TIO6CR.TIO6ENS_4 4 TIO6 enable/measure input source selection
|
|
TIO6CR.TIO6ENS_3 3 TIO6 enable/measure input source selection
|
|
TIO6CR.TIO6CKS_2 2 TIO6 clock source selection
|
|
TIO6CR.TIO6CKS_1 1 TIO6 clock source selection
|
|
TIO6CR.TIO6CKS_0 0 TIO6 clock source selection
|
|
TIO7CR 0x0080036B TIO7 Control Register
|
|
TIO7CR.TIO7M_15 15 TIO7 operation mode selection
|
|
TIO7CR.TIO7M_14 14 TIO7 operation mode selection
|
|
TIO7CR.TIO7M_13 13 TIO7 operation mode selection
|
|
TIO7CR.TIO7ENS_12 12 TIO7 enable/measure input source selection
|
|
TIO7CR.TIO7ENS_11 11 TIO7 enable/measure input source selection
|
|
TIO7CR.TIO7CKS_10 10 TIO7 clock source selection
|
|
TIO7CR.TIO7CKS_9 9 TIO7 clock source selection
|
|
RESERVED0080036C 0x0080036C RESERVED
|
|
RESERVED0080036D 0x0080036D RESERVED
|
|
RESERVED0080036E 0x0080036E RESERVED
|
|
RESERVED0080036F 0x0080036F RESERVED
|
|
TIO7CT 0x00800370 TIO7 Counter
|
|
TIO7CT.TIO7CT_15 15
|
|
TIO7CT.TIO7CT_14 14
|
|
TIO7CT.TIO7CT_13 13
|
|
TIO7CT.TIO7CT_12 12
|
|
TIO7CT.TIO7CT_11 11
|
|
TIO7CT.TIO7CT_10 10
|
|
TIO7CT.TIO7CT_9 9
|
|
TIO7CT.TIO7CT_8 8
|
|
TIO7CT.TIO7CT_7 7
|
|
TIO7CT.TIO7CT_6 6
|
|
TIO7CT.TIO7CT_5 5
|
|
TIO7CT.TIO7CT_4 4
|
|
TIO7CT.TIO7CT_3 3
|
|
TIO7CT.TIO7CT_2 2
|
|
TIO7CT.TIO7CT_1 1
|
|
TIO7CT.TIO7CT_0 0
|
|
RESERVED00800372 0x00800372 RESERVED
|
|
RESERVED00800373 0x00800373 RESERVED
|
|
TIO7RL1 0x00800374 TIO7 Reload 1 Register
|
|
TIO7RL1.TIO7RL1_15 15
|
|
TIO7RL1.TIO7RL1_14 14
|
|
TIO7RL1.TIO7RL1_13 13
|
|
TIO7RL1.TIO7RL1_12 12
|
|
TIO7RL1.TIO7RL1_11 11
|
|
TIO7RL1.TIO7RL1_10 10
|
|
TIO7RL1.TIO7RL1_9 9
|
|
TIO7RL1.TIO7RL1_8 8
|
|
TIO7RL1.TIO7RL1_7 7
|
|
TIO7RL1.TIO7RL1_6 6
|
|
TIO7RL1.TIO7RL1_5 5
|
|
TIO7RL1.TIO7RL1_4 4
|
|
TIO7RL1.TIO7RL1_3 3
|
|
TIO7RL1.TIO7RL1_2 2
|
|
TIO7RL1.TIO7RL1_1 1
|
|
TIO7RL1.TIO7RL1_0 0
|
|
TIO7RL0 0x00800376 TIO7 Reload 0/Measure Register
|
|
TIO7RL0.TIO7RL0_15 15
|
|
TIO7RL0.TIO7RL0_14 14
|
|
TIO7RL0.TIO7RL0_13 13
|
|
TIO7RL0.TIO7RL0_12 12
|
|
TIO7RL0.TIO7RL0_11 11
|
|
TIO7RL0.TIO7RL0_10 10
|
|
TIO7RL0.TIO7RL0_9 9
|
|
TIO7RL0.TIO7RL0_8 8
|
|
TIO7RL0.TIO7RL0_7 7
|
|
TIO7RL0.TIO7RL0_6 6
|
|
TIO7RL0.TIO7RL0_5 5
|
|
TIO7RL0.TIO7RL0_4 4
|
|
TIO7RL0.TIO7RL0_3 3
|
|
TIO7RL0.TIO7RL0_2 2
|
|
TIO7RL0.TIO7RL0_1 1
|
|
TIO7RL0.TIO7RL0_0 0
|
|
RESERVED00800378 0x00800378 RESERVED
|
|
RESERVED00800379 0x00800379 RESERVED
|
|
RESERVED0080037A 0x0080037A RESERVED
|
|
RESERVED0080037B 0x0080037B RESERVED
|
|
RESERVED0080037C 0x0080037C RESERVED
|
|
RESERVED0080037D 0x0080037D RESERVED
|
|
RESERVED0080037E 0x0080037E RESERVED
|
|
RESERVED0080037F 0x0080037F RESERVED
|
|
TIO8CT 0x00800380 TIO8 Counter
|
|
TIO8CT.TIO8CT_15 15
|
|
TIO8CT.TIO8CT_14 14
|
|
TIO8CT.TIO8CT_13 13
|
|
TIO8CT.TIO8CT_12 12
|
|
TIO8CT.TIO8CT_11 11
|
|
TIO8CT.TIO8CT_10 10
|
|
TIO8CT.TIO8CT_9 9
|
|
TIO8CT.TIO8CT_8 8
|
|
TIO8CT.TIO8CT_7 7
|
|
TIO8CT.TIO8CT_6 6
|
|
TIO8CT.TIO8CT_5 5
|
|
TIO8CT.TIO8CT_4 4
|
|
TIO8CT.TIO8CT_3 3
|
|
TIO8CT.TIO8CT_2 2
|
|
TIO8CT.TIO8CT_1 1
|
|
TIO8CT.TIO8CT_0 0
|
|
RESERVED00800372 0x00800382 RESERVED
|
|
RESERVED00800373 0x00800383 RESERVED
|
|
TIO8RL1 0x00800384 TIO8 Reload 1 Register
|
|
TIO8RL1.TIO8RL1_15 15
|
|
TIO8RL1.TIO8RL1_14 14
|
|
TIO8RL1.TIO8RL1_13 13
|
|
TIO8RL1.TIO8RL1_12 12
|
|
TIO8RL1.TIO8RL1_11 11
|
|
TIO8RL1.TIO8RL1_10 10
|
|
TIO8RL1.TIO8RL1_9 9
|
|
TIO8RL1.TIO8RL1_8 8
|
|
TIO8RL1.TIO8RL1_7 7
|
|
TIO8RL1.TIO8RL1_6 6
|
|
TIO8RL1.TIO8RL1_5 5
|
|
TIO8RL1.TIO8RL1_4 4
|
|
TIO8RL1.TIO8RL1_3 3
|
|
TIO8RL1.TIO8RL1_2 2
|
|
TIO8RL1.TIO8RL1_1 1
|
|
TIO8RL1.TIO8RL1_0 0
|
|
TIO8RL0 0x00800386 TIO8 Reload 0/Measure Register
|
|
TIO8RL0.TIO8RL0_15 15
|
|
TIO8RL0.TIO8RL0_14 14
|
|
TIO8RL0.TIO8RL0_13 13
|
|
TIO8RL0.TIO8RL0_12 12
|
|
TIO8RL0.TIO8RL0_11 11
|
|
TIO8RL0.TIO8RL0_10 10
|
|
TIO8RL0.TIO8RL0_9 9
|
|
TIO8RL0.TIO8RL0_8 8
|
|
TIO8RL0.TIO8RL0_7 7
|
|
TIO8RL0.TIO8RL0_6 6
|
|
TIO8RL0.TIO8RL0_5 5
|
|
TIO8RL0.TIO8RL0_4 4
|
|
TIO8RL0.TIO8RL0_3 3
|
|
TIO8RL0.TIO8RL0_2 2
|
|
TIO8RL0.TIO8RL0_1 1
|
|
TIO8RL0.TIO8RL0_0 0
|
|
RESERVED00800378 0x00800388 RESERVED
|
|
RESERVED00800379 0x00800389 RESERVED
|
|
TIO8CR 0x0080038A TIO8 Control Register
|
|
TIO8CR.TIO8M_7 7 TIO8 operation mode selection
|
|
TIO8CR.TIO8M_6 6 TIO8 operation mode selection
|
|
TIO8CR.TIO8M_5 5 TIO8 operation mode selection
|
|
TIO8CR.TIO8ENS_4 4 TIO8 enable/measure input source selection
|
|
TIO8CR.TIO8ENS_3 3 TIO8 enable/measure input source selection
|
|
TIO8CR.TIO8ENS_2 2 TIO8 enable/measure input source selection
|
|
TIO8CR.TIO8CKS_1 1 TIO8 clock source selection
|
|
TIO8CR.TIO8CKS_0 0 TIO8 clock source selection
|
|
TIO9CR 0x0080038B TIO9 Control Register
|
|
TIO9CR.TIO9M_15 15 TIO9 operation mode selection
|
|
TIO9CR.TIO9M_14 14 TIO9 operation mode selection
|
|
TIO9CR.TIO9M_13 13 TIO9 operation mode selection
|
|
TIO9CR.TIO9ENS_12 12 TIO9 enable/measure input source selection
|
|
TIO9CR.TIO9ENS_11 11 TIO9 enable/measure input source selection
|
|
TIO9CR.TIO9CKS_10 10 TIO9 clock source selection
|
|
TIO9CR.TIO9CKS_9 9 TIO9 clock source selection
|
|
RESERVED0080038C 0x0080038C RESERVED
|
|
RESERVED0080038D 0x0080038D RESERVED
|
|
RESERVED0080038E 0x0080038E RESERVED
|
|
RESERVED0080038F 0x0080038F RESERVED
|
|
TIO9CT 0x00800390 TIO9 Counter
|
|
TIO9CT.TIO9CT_15 15
|
|
TIO9CT.TIO9CT_14 14
|
|
TIO9CT.TIO9CT_13 13
|
|
TIO9CT.TIO9CT_12 12
|
|
TIO9CT.TIO9CT_11 11
|
|
TIO9CT.TIO9CT_10 10
|
|
TIO9CT.TIO9CT_9 9
|
|
TIO9CT.TIO9CT_8 8
|
|
TIO9CT.TIO9CT_7 7
|
|
TIO9CT.TIO9CT_6 6
|
|
TIO9CT.TIO9CT_5 5
|
|
TIO9CT.TIO9CT_4 4
|
|
TIO9CT.TIO9CT_3 3
|
|
TIO9CT.TIO9CT_2 2
|
|
TIO9CT.TIO9CT_1 1
|
|
TIO9CT.TIO9CT_0 0
|
|
RESERVED00800392 0x00800392 RESERVED
|
|
RESERVED00800393 0x00800393 RESERVED
|
|
TIO9RL1 0x00800394 TIO9 Reload 1 Register
|
|
TIO9RL1.TIO9RL1_15 15
|
|
TIO9RL1.TIO9RL1_14 14
|
|
TIO9RL1.TIO9RL1_13 13
|
|
TIO9RL1.TIO9RL1_12 12
|
|
TIO9RL1.TIO9RL1_11 11
|
|
TIO9RL1.TIO9RL1_10 10
|
|
TIO9RL1.TIO9RL1_9 9
|
|
TIO9RL1.TIO9RL1_8 8
|
|
TIO9RL1.TIO9RL1_7 7
|
|
TIO9RL1.TIO9RL1_6 6
|
|
TIO9RL1.TIO9RL1_5 5
|
|
TIO9RL1.TIO9RL1_4 4
|
|
TIO9RL1.TIO9RL1_3 3
|
|
TIO9RL1.TIO9RL1_2 2
|
|
TIO9RL1.TIO9RL1_1 1
|
|
TIO9RL1.TIO9RL1_0 0
|
|
TIO9RL0 0x00800396 TIO9 Reload 0/Measure Register
|
|
TIO9RL0.TIO9RL0_15 15
|
|
TIO9RL0.TIO9RL0_14 14
|
|
TIO9RL0.TIO9RL0_13 13
|
|
TIO9RL0.TIO9RL0_12 12
|
|
TIO9RL0.TIO9RL0_11 11
|
|
TIO9RL0.TIO9RL0_10 10
|
|
TIO9RL0.TIO9RL0_9 9
|
|
TIO9RL0.TIO9RL0_8 8
|
|
TIO9RL0.TIO9RL0_7 7
|
|
TIO9RL0.TIO9RL0_6 6
|
|
TIO9RL0.TIO9RL0_5 5
|
|
TIO9RL0.TIO9RL0_4 4
|
|
TIO9RL0.TIO9RL0_3 3
|
|
TIO9RL0.TIO9RL0_2 2
|
|
TIO9RL0.TIO9RL0_1 1
|
|
TIO9RL0.TIO9RL0_0 0
|
|
RESERVED00800398 0x00800398 RESERVED
|
|
RESERVED00800399 0x00800399 RESERVED
|
|
RESERVED0080039A 0x0080039A RESERVED
|
|
RESERVED0080039B 0x0080039B RESERVED
|
|
RESERVED0080039C 0x0080039C RESERVED
|
|
RESERVED0080039D 0x0080039D RESERVED
|
|
RESERVED0080039E 0x0080039E RESERVED
|
|
RESERVED0080039F 0x0080039F RESERVED
|
|
RESERVED008003A0 0x008003A0 RESERVED
|
|
RESERVED008003A1 0x008003A1 RESERVED
|
|
RESERVED008003A2 0x008003A2 RESERVED
|
|
RESERVED008003A3 0x008003A3 RESERVED
|
|
RESERVED008003A4 0x008003A4 RESERVED
|
|
RESERVED008003A5 0x008003A5 RESERVED
|
|
RESERVED008003A6 0x008003A6 RESERVED
|
|
RESERVED008003A7 0x008003A7 RESERVED
|
|
RESERVED008003A8 0x008003A8 RESERVED
|
|
RESERVED008003A9 0x008003A9 RESERVED
|
|
RESERVED008003AA 0x008003AA RESERVED
|
|
RESERVED008003AB 0x008003AB RESERVED
|
|
RESERVED008003AC 0x008003AC RESERVED
|
|
RESERVED008003AD 0x008003AD RESERVED
|
|
RESERVED008003AE 0x008003AE RESERVED
|
|
RESERVED008003AF 0x008003AF RESERVED
|
|
RESERVED008003B0 0x008003B0 RESERVED
|
|
RESERVED008003B1 0x008003B1 RESERVED
|
|
RESERVED008003B2 0x008003B2 RESERVED
|
|
RESERVED008003B3 0x008003B3 RESERVED
|
|
RESERVED008003B4 0x008003B4 RESERVED
|
|
RESERVED008003B5 0x008003B5 RESERVED
|
|
RESERVED008003B6 0x008003B6 RESERVED
|
|
RESERVED008003B7 0x008003B7 RESERVED
|
|
RESERVED008003B8 0x008003B8 RESERVED
|
|
RESERVED008003B9 0x008003B9 RESERVED
|
|
RESERVED008003BA 0x008003BA RESERVED
|
|
RESERVED008003BB 0x008003BB RESERVED
|
|
TIOPRO 0x008003BC TIO0-9 Enable Protect Register
|
|
TIOPRO.TIO0PRO 15 TIO0 Enable Protect
|
|
TIOPRO.TIO1PRO 14 TIO1 Enable Protect
|
|
TIOPRO.TIO2PRO 13 TIO2 Enable Protect
|
|
TIOPRO.TIO3PRO 12 TIO3 Enable Protect
|
|
TIOPRO.TIO4PRO 11 TIO4 Enable Protect
|
|
TIOPRO.TIO5PRO 10 TIO5 Enable Protect
|
|
TIOPRO.TIO6PRO 9 TIO6 Enable Protect
|
|
TIOPRO.TIO7PRO 8 TIO7 Enable Protect
|
|
TIOPRO.TIO8PRO 7 TIO8 Enable Protect
|
|
TIOPRO.TIO9PRO 6 TIO9 Enable Protect
|
|
TIOCEN 0x008003BE TIO0-9 Count Enable Register
|
|
TIOCEN.TIO0CEN 15 TIO0 count enable
|
|
TIOCEN.TIO1CEN 14 TIO1 count enable
|
|
TIOCEN.TIO2CEN 13 TIO2 count enable
|
|
TIOCEN.TIO3CEN 12 TIO3 count enable
|
|
TIOCEN.TIO4CEN 11 TIO4 count enable
|
|
TIOCEN.TIO5CEN 10 TIO5 count enable
|
|
TIOCEN.TIO6CEN 9 TIO6 count enable
|
|
TIOCEN.TIO7CEN 8 TIO7 count enable
|
|
TIOCEN.TIO8CEN 7 TIO8 count enable
|
|
TIOCEN.TIO9CEN 6 TIO9 count enable
|
|
TMS0CT 0x008003C0 TMS0 Counter
|
|
TMS0CT.TMS0CT_15 15
|
|
TMS0CT.TMS0CT_14 14
|
|
TMS0CT.TMS0CT_13 13
|
|
TMS0CT.TMS0CT_12 12
|
|
TMS0CT.TMS0CT_11 11
|
|
TMS0CT.TMS0CT_10 10
|
|
TMS0CT.TMS0CT_9 9
|
|
TMS0CT.TMS0CT_8 8
|
|
TMS0CT.TMS0CT_7 7
|
|
TMS0CT.TMS0CT_6 6
|
|
TMS0CT.TMS0CT_5 5
|
|
TMS0CT.TMS0CT_4 4
|
|
TMS0CT.TMS0CT_3 3
|
|
TMS0CT.TMS0CT_2 2
|
|
TMS0CT.TMS0CT_1 1
|
|
TMS0CT.TMS0CT_0 0
|
|
TMS0MR3 0x008003C2 TMS0 Measure 3 Register
|
|
TMS0MR3.TMS0MR3_15 15
|
|
TMS0MR3.TMS0MR3_14 14
|
|
TMS0MR3.TMS0MR3_13 13
|
|
TMS0MR3.TMS0MR3_12 12
|
|
TMS0MR3.TMS0MR3_11 11
|
|
TMS0MR3.TMS0MR3_10 10
|
|
TMS0MR3.TMS0MR3_9 9
|
|
TMS0MR3.TMS0MR3_8 8
|
|
TMS0MR3.TMS0MR3_7 7
|
|
TMS0MR3.TMS0MR3_6 6
|
|
TMS0MR3.TMS0MR3_5 5
|
|
TMS0MR3.TMS0MR3_4 4
|
|
TMS0MR3.TMS0MR3_3 3
|
|
TMS0MR3.TMS0MR3_2 2
|
|
TMS0MR3.TMS0MR3_1 1
|
|
TMS0MR3.TMS0MR3_0 0
|
|
TMS0MR2 0x008003C4 TMS0 Measure 2 Register
|
|
TMS0MR2.TMS0MR2_15 15
|
|
TMS0MR2.TMS0MR2_14 14
|
|
TMS0MR2.TMS0MR2_13 13
|
|
TMS0MR2.TMS0MR2_12 12
|
|
TMS0MR2.TMS0MR2_11 11
|
|
TMS0MR2.TMS0MR2_10 10
|
|
TMS0MR2.TMS0MR2_9 9
|
|
TMS0MR2.TMS0MR2_8 8
|
|
TMS0MR2.TMS0MR2_7 7
|
|
TMS0MR2.TMS0MR2_6 6
|
|
TMS0MR2.TMS0MR2_5 5
|
|
TMS0MR2.TMS0MR2_4 4
|
|
TMS0MR2.TMS0MR2_3 3
|
|
TMS0MR2.TMS0MR2_2 2
|
|
TMS0MR2.TMS0MR2_1 1
|
|
TMS0MR2.TMS0MR2_0 0
|
|
TMS0MR1 0x008003C6 TMS0 Measure 1 Register
|
|
TMS0MR1.TMS0MR1_15 15
|
|
TMS0MR1.TMS0MR1_14 14
|
|
TMS0MR1.TMS0MR1_13 13
|
|
TMS0MR1.TMS0MR1_12 12
|
|
TMS0MR1.TMS0MR1_11 11
|
|
TMS0MR1.TMS0MR1_10 10
|
|
TMS0MR1.TMS0MR1_9 9
|
|
TMS0MR1.TMS0MR1_8 8
|
|
TMS0MR1.TMS0MR1_7 7
|
|
TMS0MR1.TMS0MR1_6 6
|
|
TMS0MR1.TMS0MR1_5 5
|
|
TMS0MR1.TMS0MR1_4 4
|
|
TMS0MR1.TMS0MR1_3 3
|
|
TMS0MR1.TMS0MR1_2 2
|
|
TMS0MR1.TMS0MR1_1 1
|
|
TMS0MR1.TMS0MR1_0 0
|
|
TMS0MR0 0x008003C8 TMS0 Measure 0 Register
|
|
TMS0MR0.TMS0MR0_15 15
|
|
TMS0MR0.TMS0MR0_14 14
|
|
TMS0MR0.TMS0MR0_13 13
|
|
TMS0MR0.TMS0MR0_12 12
|
|
TMS0MR0.TMS0MR0_11 11
|
|
TMS0MR0.TMS0MR0_10 10
|
|
TMS0MR0.TMS0MR0_9 9
|
|
TMS0MR0.TMS0MR0_8 8
|
|
TMS0MR0.TMS0MR0_7 7
|
|
TMS0MR0.TMS0MR0_6 6
|
|
TMS0MR0.TMS0MR0_5 5
|
|
TMS0MR0.TMS0MR0_4 4
|
|
TMS0MR0.TMS0MR0_3 3
|
|
TMS0MR0.TMS0MR0_2 2
|
|
TMS0MR0.TMS0MR0_1 1
|
|
TMS0MR0.TMS0MR0_0 0
|
|
TMS0CR 0x008003CA TMS0 Control Register
|
|
TMS0CR.TMS0CEN 7 TMS0 count enable
|
|
TMS0CR.TMS0CKS_5 5 TMS0 clock source selection
|
|
TMS0CR.TMS0CKS_4 4 TMS0 clock source selection
|
|
TMS0CR.TMS0SS3 3 TMS0 measure 3 source selection
|
|
TMS0CR.TMS0SS2 2 TMS0 measure 2 source selection
|
|
TMS0CR.TMS0SS1 1 TMS0 measure 1 source selection
|
|
TMS0CR.TMS0SS0 0 TMS0 measure 0 source selection
|
|
TMS1CR 0x008003CB TMS1 Control Register
|
|
TMS1CR.TMS1CEN 15 TMS1 count enable
|
|
TMS1CR.TMS1CKS 13 TMS1 clock source selection
|
|
TMS1CR.TMS1SS3 11 TMS1 measure 3 source selection
|
|
TMS1CR.TMS1SS2 10 TMS1 measure 2 source selection
|
|
TMS1CR.TMS1SS1 9 TMS1 measure 1 source selection
|
|
TMS1CR.TMS1SS0 8 TMS1 measure 0 source selection
|
|
RESERVED008003CC 0x008003CC RESERVED
|
|
RESERVED008003CD 0x008003CD RESERVED
|
|
RESERVED008003CE 0x008003CE RESERVED
|
|
RESERVED008003CF 0x008003CF RESERVED
|
|
TMS1CT 0x008003D0 TMS1 Counter
|
|
TMS1CT.TMS1CT_15 15
|
|
TMS1CT.TMS1CT_14 14
|
|
TMS1CT.TMS1CT_13 13
|
|
TMS1CT.TMS1CT_12 12
|
|
TMS1CT.TMS1CT_11 11
|
|
TMS1CT.TMS1CT_10 10
|
|
TMS1CT.TMS1CT_9 9
|
|
TMS1CT.TMS1CT_8 8
|
|
TMS1CT.TMS1CT_7 7
|
|
TMS1CT.TMS1CT_6 6
|
|
TMS1CT.TMS1CT_5 5
|
|
TMS1CT.TMS1CT_4 4
|
|
TMS1CT.TMS1CT_3 3
|
|
TMS1CT.TMS1CT_2 2
|
|
TMS1CT.TMS1CT_1 1
|
|
TMS1CT.TMS1CT_0 0
|
|
TMS1MR3 0x008003D2 TMS1 Measure 3 Register
|
|
TMS1MR3.TMS1MR3_15 15
|
|
TMS1MR3.TMS1MR3_14 14
|
|
TMS1MR3.TMS1MR3_13 13
|
|
TMS1MR3.TMS1MR3_12 12
|
|
TMS1MR3.TMS1MR3_11 11
|
|
TMS1MR3.TMS1MR3_10 10
|
|
TMS1MR3.TMS1MR3_9 9
|
|
TMS1MR3.TMS1MR3_8 8
|
|
TMS1MR3.TMS1MR3_7 7
|
|
TMS1MR3.TMS1MR3_6 6
|
|
TMS1MR3.TMS1MR3_5 5
|
|
TMS1MR3.TMS1MR3_4 4
|
|
TMS1MR3.TMS1MR3_3 3
|
|
TMS1MR3.TMS1MR3_2 2
|
|
TMS1MR3.TMS1MR3_1 1
|
|
TMS1MR3.TMS1MR3_0 0
|
|
TMS1MR2 0x008003D4 TMS2 Measure 3 Register
|
|
TMS1MR2.TMS1MR2_15 15
|
|
TMS1MR2.TMS1MR2_14 14
|
|
TMS1MR2.TMS1MR2_13 13
|
|
TMS1MR2.TMS1MR2_12 12
|
|
TMS1MR2.TMS1MR2_11 11
|
|
TMS1MR2.TMS1MR2_10 10
|
|
TMS1MR2.TMS1MR2_9 9
|
|
TMS1MR2.TMS1MR2_8 8
|
|
TMS1MR2.TMS1MR2_7 7
|
|
TMS1MR2.TMS1MR2_6 6
|
|
TMS1MR2.TMS1MR2_5 5
|
|
TMS1MR2.TMS1MR2_4 4
|
|
TMS1MR2.TMS1MR2_3 3
|
|
TMS1MR2.TMS1MR2_2 2
|
|
TMS1MR2.TMS1MR2_1 1
|
|
TMS1MR2.TMS1MR2_0 0
|
|
TMS1MR1 0x008003D6 TMS1 Measure 3 Register
|
|
TMS1MR1.TMS1MR1_15 15
|
|
TMS1MR1.TMS1MR1_14 14
|
|
TMS1MR1.TMS1MR1_13 13
|
|
TMS1MR1.TMS1MR1_12 12
|
|
TMS1MR1.TMS1MR1_11 11
|
|
TMS1MR1.TMS1MR1_10 10
|
|
TMS1MR1.TMS1MR1_9 9
|
|
TMS1MR1.TMS1MR1_8 8
|
|
TMS1MR1.TMS1MR1_7 7
|
|
TMS1MR1.TMS1MR1_6 6
|
|
TMS1MR1.TMS1MR1_5 5
|
|
TMS1MR1.TMS1MR1_4 4
|
|
TMS1MR1.TMS1MR1_3 3
|
|
TMS1MR1.TMS1MR1_2 2
|
|
TMS1MR1.TMS1MR1_1 1
|
|
TMS1MR1.TMS1MR1_0 0
|
|
TMS1MR0 0x008003D8 TMS0 Measure 3 Register
|
|
TMS1MR0.TMS1MR0_15 15
|
|
TMS1MR0.TMS1MR0_14 14
|
|
TMS1MR0.TMS1MR0_13 13
|
|
TMS1MR0.TMS1MR0_12 12
|
|
TMS1MR0.TMS1MR0_11 11
|
|
TMS1MR0.TMS1MR0_10 10
|
|
TMS1MR0.TMS1MR0_9 9
|
|
TMS1MR0.TMS1MR0_8 8
|
|
TMS1MR0.TMS1MR0_7 7
|
|
TMS1MR0.TMS1MR0_6 6
|
|
TMS1MR0.TMS1MR0_5 5
|
|
TMS1MR0.TMS1MR0_4 4
|
|
TMS1MR0.TMS1MR0_3 3
|
|
TMS1MR0.TMS1MR0_2 2
|
|
TMS1MR0.TMS1MR0_1 1
|
|
TMS1MR0.TMS1MR0_0 0
|
|
RESERVED008003DA 0x008003DA RESERVED
|
|
RESERVED008003DB 0x008003DB RESERVED
|
|
RESERVED008003DC 0x008003DC RESERVED
|
|
RESERVED008003DD 0x008003DD RESERVED
|
|
RESERVED008003DE 0x008003DE RESERVED
|
|
RESERVED008003DF 0x008003DF RESERVED
|
|
TML0CTH 0x008003E0 TML0 Counter, High
|
|
TML0CTH.TML0CTH_15 15
|
|
TML0CTH.TML0CTH_14 14
|
|
TML0CTH.TML0CTH_13 13
|
|
TML0CTH.TML0CTH_12 12
|
|
TML0CTH.TML0CTH_11 11
|
|
TML0CTH.TML0CTH_10 10
|
|
TML0CTH.TML0CTH_9 9
|
|
TML0CTH.TML0CTH_8 8
|
|
TML0CTH.TML0CTH_7 7
|
|
TML0CTH.TML0CTH_6 6
|
|
TML0CTH.TML0CTH_5 5
|
|
TML0CTH.TML0CTH_4 4
|
|
TML0CTH.TML0CTH_3 3
|
|
TML0CTH.TML0CTH_2 2
|
|
TML0CTH.TML0CTH_1 1
|
|
TML0CTH.TML0CTH_0 0
|
|
TML0CTL 0x008003E2 TML0 Counter, Low
|
|
TML0CTL.TML0CTL_15 15
|
|
TML0CTL.TML0CTL_14 14
|
|
TML0CTL.TML0CTL_13 13
|
|
TML0CTL.TML0CTL_12 12
|
|
TML0CTL.TML0CTL_11 11
|
|
TML0CTL.TML0CTL_10 10
|
|
TML0CTL.TML0CTL_9 9
|
|
TML0CTL.TML0CTL_8 8
|
|
TML0CTL.TML0CTL_7 7
|
|
TML0CTL.TML0CTL_6 6
|
|
TML0CTL.TML0CTL_5 5
|
|
TML0CTL.TML0CTL_4 4
|
|
TML0CTL.TML0CTL_3 3
|
|
TML0CTL.TML0CTL_2 2
|
|
TML0CTL.TML0CTL_1 1
|
|
TML0CTL.TML0CTL_0 0
|
|
RESERVED008003E4 0x008003E4 RESERVED
|
|
RESERVED008003E5 0x008003E5 RESERVED
|
|
RESERVED008003E6 0x008003E6 RESERVED
|
|
RESERVED008003E7 0x008003E7 RESERVED
|
|
RESERVED008003E8 0x008003E8 RESERVED
|
|
RESERVED008003E9 0x008003E9 RESERVED
|
|
RESERVED008003EA 0x008003EA RESERVED
|
|
TML0CR 0x008003EB TML0 Control Register
|
|
TML0CR.TML0CKS 15 TML0 clock source selection
|
|
TML0CR.TML0SS3 11 TML0 measure 3 source selection
|
|
TML0CR.TML0SS2 10 TML0 measure 2 source selection
|
|
TML0CR.TML0SS1 9 TML0 measure 1 source selection
|
|
TML0CR.TML0SS0 8 TML0 measure 0 source selection
|
|
RESERVED008003EC 0x008003EC RESERVED
|
|
RESERVED008003ED 0x008003ED RESERVED
|
|
RESERVED008003EE 0x008003EE RESERVED
|
|
RESERVED008003EF 0x008003EF RESERVED
|
|
TML0MR3H 0x008003F0 TML0 Measure 3 Register, High
|
|
TML0MR3H.TML0MR3H_15 15
|
|
TML0MR3H.TML0MR3H_14 14
|
|
TML0MR3H.TML0MR3H_13 13
|
|
TML0MR3H.TML0MR3H_12 12
|
|
TML0MR3H.TML0MR3H_11 11
|
|
TML0MR3H.TML0MR3H_10 10
|
|
TML0MR3H.TML0MR3H_9 9
|
|
TML0MR3H.TML0MR3H_8 8
|
|
TML0MR3H.TML0MR3H_7 7
|
|
TML0MR3H.TML0MR3H_6 6
|
|
TML0MR3H.TML0MR3H_5 5
|
|
TML0MR3H.TML0MR3H_4 4
|
|
TML0MR3H.TML0MR3H_3 3
|
|
TML0MR3H.TML0MR3H_2 2
|
|
TML0MR3H.TML0MR3H_1 1
|
|
TML0MR3H.TML0MR3H_0 0
|
|
TML0MR3L 0x008003F2 TML0 Measure 3 Register, Low
|
|
TML0MR3L.TML0MR3L_15 15
|
|
TML0MR3L.TML0MR3L_14 14
|
|
TML0MR3L.TML0MR3L_13 13
|
|
TML0MR3L.TML0MR3L_12 12
|
|
TML0MR3L.TML0MR3L_11 11
|
|
TML0MR3L.TML0MR3L_10 10
|
|
TML0MR3L.TML0MR3L_9 9
|
|
TML0MR3L.TML0MR3L_8 8
|
|
TML0MR3L.TML0MR3L_7 7
|
|
TML0MR3L.TML0MR3L_6 6
|
|
TML0MR3L.TML0MR3L_5 5
|
|
TML0MR3L.TML0MR3L_4 4
|
|
TML0MR3L.TML0MR3L_3 3
|
|
TML0MR3L.TML0MR3L_2 2
|
|
TML0MR3L.TML0MR3L_1 1
|
|
TML0MR3L.TML0MR3L_0 0
|
|
TML0MR2H 0x008003F4 TML0 Measure 2 Register, High
|
|
TML0MR2H.TML0MR2H_15 15
|
|
TML0MR2H.TML0MR2H_14 14
|
|
TML0MR2H.TML0MR2H_13 13
|
|
TML0MR2H.TML0MR2H_12 12
|
|
TML0MR2H.TML0MR2H_11 11
|
|
TML0MR2H.TML0MR2H_10 10
|
|
TML0MR2H.TML0MR2H_9 9
|
|
TML0MR2H.TML0MR2H_8 8
|
|
TML0MR2H.TML0MR2H_7 7
|
|
TML0MR2H.TML0MR2H_6 6
|
|
TML0MR2H.TML0MR2H_5 5
|
|
TML0MR2H.TML0MR2H_4 4
|
|
TML0MR2H.TML0MR2H_3 3
|
|
TML0MR2H.TML0MR2H_2 2
|
|
TML0MR2H.TML0MR2H_1 1
|
|
TML0MR2H.TML0MR2H_0 0
|
|
TML0MR2L 0x008003F6 TML0 Measure 2 Register, Low
|
|
TML0MR2L.TML0MR2L_15 15
|
|
TML0MR2L.TML0MR2L_14 14
|
|
TML0MR2L.TML0MR2L_13 13
|
|
TML0MR2L.TML0MR2L_12 12
|
|
TML0MR2L.TML0MR2L_11 11
|
|
TML0MR2L.TML0MR2L_10 10
|
|
TML0MR2L.TML0MR2L_9 9
|
|
TML0MR2L.TML0MR2L_8 8
|
|
TML0MR2L.TML0MR2L_7 7
|
|
TML0MR2L.TML0MR2L_6 6
|
|
TML0MR2L.TML0MR2L_5 5
|
|
TML0MR2L.TML0MR2L_4 4
|
|
TML0MR2L.TML0MR2L_3 3
|
|
TML0MR2L.TML0MR2L_2 2
|
|
TML0MR2L.TML0MR2L_1 1
|
|
TML0MR2L.TML0MR2L_0 0
|
|
TML0MR1H 0x008003F8 TML0 Measure 1 Register, High
|
|
TML0MR1H.TML0MR1H_15 15
|
|
TML0MR1H.TML0MR1H_14 14
|
|
TML0MR1H.TML0MR1H_13 13
|
|
TML0MR1H.TML0MR1H_12 12
|
|
TML0MR1H.TML0MR1H_11 11
|
|
TML0MR1H.TML0MR1H_10 10
|
|
TML0MR1H.TML0MR1H_9 9
|
|
TML0MR1H.TML0MR1H_8 8
|
|
TML0MR1H.TML0MR1H_7 7
|
|
TML0MR1H.TML0MR1H_6 6
|
|
TML0MR1H.TML0MR1H_5 5
|
|
TML0MR1H.TML0MR1H_4 4
|
|
TML0MR1H.TML0MR1H_3 3
|
|
TML0MR1H.TML0MR1H_2 2
|
|
TML0MR1H.TML0MR1H_1 1
|
|
TML0MR1H.TML0MR1H_0 0
|
|
TML0MR1L 0x008003FA TML0 Measure 1 Register, Low
|
|
TML0MR1L.TML0MR1L_15 15
|
|
TML0MR1L.TML0MR1L_14 14
|
|
TML0MR1L.TML0MR1L_13 13
|
|
TML0MR1L.TML0MR1L_12 12
|
|
TML0MR1L.TML0MR1L_11 11
|
|
TML0MR1L.TML0MR1L_10 10
|
|
TML0MR1L.TML0MR1L_9 9
|
|
TML0MR1L.TML0MR1L_8 8
|
|
TML0MR1L.TML0MR1L_7 7
|
|
TML0MR1L.TML0MR1L_6 6
|
|
TML0MR1L.TML0MR1L_5 5
|
|
TML0MR1L.TML0MR1L_4 4
|
|
TML0MR1L.TML0MR1L_3 3
|
|
TML0MR1L.TML0MR1L_2 2
|
|
TML0MR1L.TML0MR1L_1 1
|
|
TML0MR1L.TML0MR1L_0 0
|
|
TML0MR0H 0x008003FC TML0 Measure 0 Register, High
|
|
TML0MR0H.TML0MR0H_15 15
|
|
TML0MR0H.TML0MR0H_14 14
|
|
TML0MR0H.TML0MR0H_13 13
|
|
TML0MR0H.TML0MR0H_12 12
|
|
TML0MR0H.TML0MR0H_11 11
|
|
TML0MR0H.TML0MR0H_10 10
|
|
TML0MR0H.TML0MR0H_9 9
|
|
TML0MR0H.TML0MR0H_8 8
|
|
TML0MR0H.TML0MR0H_7 7
|
|
TML0MR0H.TML0MR0H_6 6
|
|
TML0MR0H.TML0MR0H_5 5
|
|
TML0MR0H.TML0MR0H_4 4
|
|
TML0MR0H.TML0MR0H_3 3
|
|
TML0MR0H.TML0MR0H_2 2
|
|
TML0MR0H.TML0MR0H_1 1
|
|
TML0MR0H.TML0MR0H_0 0
|
|
TML0MR0L 0x008003FE TML0 Measure 0 Register, Low
|
|
TML0MR0L.TML0MR0L_15 15
|
|
TML0MR0L.TML0MR0L_14 14
|
|
TML0MR0L.TML0MR0L_13 13
|
|
TML0MR0L.TML0MR0L_12 12
|
|
TML0MR0L.TML0MR0L_11 11
|
|
TML0MR0L.TML0MR0L_10 10
|
|
TML0MR0L.TML0MR0L_9 9
|
|
TML0MR0L.TML0MR0L_8 8
|
|
TML0MR0L.TML0MR0L_7 7
|
|
TML0MR0L.TML0MR0L_6 6
|
|
TML0MR0L.TML0MR0L_5 5
|
|
TML0MR0L.TML0MR0L_4 4
|
|
TML0MR0L.TML0MR0L_3 3
|
|
TML0MR0L.TML0MR0L_2 2
|
|
TML0MR0L.TML0MR0L_1 1
|
|
TML0MR0L.TML0MR0L_0 0
|
|
DM04ITST 0x00800400 DMA0-4 Interrupt Request Status Register
|
|
DM04ITST.DMITST0 7 DMA0 interrupt request status
|
|
DM04ITST.DMITST1 6 DMA1 interrupt request status
|
|
DM04ITST.DMITST2 5 DMA2 interrupt request status
|
|
DM04ITST.DMITST3 4 DMA3 interrupt request status
|
|
DM04ITST.DMITST4 3 DMA4 interrupt request status
|
|
DM04ITMK 0x00800401 DMA0-4 Interrupt Mask Register
|
|
DM04ITMK.DMITMK0 15 DMA0 interrupt request mask
|
|
DM04ITMK.DMITMK1 14 DMA1 interrupt request mask
|
|
DM04ITMK.DMITMK2 13 DMA2 interrupt request mask
|
|
DM04ITMK.DMITMK3 12 DMA3 interrupt request mask
|
|
DM04ITMK.DMITMK4 11 DMA4 interrupt request mask
|
|
RESERVED00800402 0x00800402 RESERVED
|
|
RESERVED00800403 0x00800403 RESERVED
|
|
RESERVED00800404 0x00800404 RESERVED
|
|
RESERVED00800405 0x00800405 RESERVED
|
|
RESERVED00800406 0x00800406 RESERVED
|
|
RESERVED00800407 0x00800407 RESERVED
|
|
DM59ITST 0x00800408 DMA5-9 Interrupt Request Status Register
|
|
DM59ITST.DMITST5 7 DMA5 interrupt request status
|
|
DM59ITST.DMITST6 6 DMA6 interrupt request status
|
|
DM59ITST.DMITST7 5 DMA7 interrupt request status
|
|
DM59ITST.DMITST8 4 DMA8 interrupt request status
|
|
DM59ITST.DMITST9 3 DMA9 interrupt request status
|
|
DM59ITMK 0x00800409 DMA5-9 Interrupt Mask Register
|
|
DM59ITMK.DMITMK5 15 DMA5 interrupt request mask
|
|
DM59ITMK.DMITMK6 14 DMA6 interrupt request mask
|
|
DM59ITMK.DMITMK7 13 DMA7 interrupt request mask
|
|
DM59ITMK.DMITMK8 12 DMA8 interrupt request mask
|
|
DM59ITMK.DMITMK9 11 DMA9 interrupt request mask
|
|
RESERVED0080040A 0x0080040A RESERVED
|
|
RESERVED0080040B 0x0080040B RESERVED
|
|
RESERVED0080040C 0x0080040C RESERVED
|
|
RESERVED0080040D 0x0080040D RESERVED
|
|
RESERVED0080040E 0x0080040E RESERVED
|
|
RESERVED0080040F 0x0080040F RESERVED
|
|
DM0CNT 0x00800410 DMA0 Channel Control Register
|
|
DM0CNT.DADSL0 7 Selects DMA0 destination address direction
|
|
DM0CNT.SADSL0 6 Selects DMA0 source address direction
|
|
DM0CNT.TSZSL0 5 Selects DMA0 transfer size
|
|
DM0CNT.TENL0 4 Enables DMA0 transfer
|
|
DM0CNT.REQSL0_3 3 Selects cause of DMA0 request
|
|
DM0CNT.REQSL0_2 2 Selects cause of DMA0 request
|
|
DM0CNT.TREQF0 1 DMA0 transfer request flag
|
|
DM0CNT.MDSEL0 0 Selects DMA0 transfer mode
|
|
DM0TCT 0x00800411 DMA0 Transfer Count Register
|
|
DM0TCT.DM0TCT_15 15
|
|
DM0TCT.DM0TCT_14 14
|
|
DM0TCT.DM0TCT_13 13
|
|
DM0TCT.DM0TCT_12 12
|
|
DM0TCT.DM0TCT_11 11
|
|
DM0TCT.DM0TCT_10 10
|
|
DM0TCT.DM0TCT_9 9
|
|
DM0TCT.DM0TCT_8 8
|
|
DM0SA 0x00800412 DMA0 Source Address Register
|
|
DM0SA.DM0SA_15 15
|
|
DM0SA.DM0SA_14 14
|
|
DM0SA.DM0SA_13 13
|
|
DM0SA.DM0SA_12 12
|
|
DM0SA.DM0SA_11 11
|
|
DM0SA.DM0SA_10 10
|
|
DM0SA.DM0SA_9 9
|
|
DM0SA.DM0SA_8 8
|
|
DM0SA.DM0SA_7 7
|
|
DM0SA.DM0SA_6 6
|
|
DM0SA.DM0SA_5 5
|
|
DM0SA.DM0SA_4 4
|
|
DM0SA.DM0SA_3 3
|
|
DM0SA.DM0SA_2 2
|
|
DM0SA.DM0SA_1 1
|
|
DM0SA.DM0SA_0 0
|
|
DM0DA 0x00800414 DMA0 Destination Address Register
|
|
DM0DA.DM0DA_15 15
|
|
DM0DA.DM0DA_14 14
|
|
DM0DA.DM0DA_13 13
|
|
DM0DA.DM0DA_12 12
|
|
DM0DA.DM0DA_11 11
|
|
DM0DA.DM0DA_10 10
|
|
DM0DA.DM0DA_9 9
|
|
DM0DA.DM0DA_8 8
|
|
DM0DA.DM0DA_7 7
|
|
DM0DA.DM0DA_6 6
|
|
DM0DA.DM0DA_5 5
|
|
DM0DA.DM0DA_4 4
|
|
DM0DA.DM0DA_3 3
|
|
DM0DA.DM0DA_2 2
|
|
DM0DA.DM0DA_1 1
|
|
DM0DA.DM0DA_0 0
|
|
RESERVED00800416 0x00800416 RESERVED
|
|
RESERVED00800417 0x00800417 RESERVED
|
|
DM5CNT 0x00800418 DMA5 Channel Control Register
|
|
DM5CNT.DADSL5 7 Selects DMA5 destination address direction
|
|
DM5CNT.SADSL5 6 Selects DMA5 source address direction
|
|
DM5CNT.TSZSL5 5 Selects DMA5 transfer size
|
|
DM5CNT.TENL5 4 Enables DMA5 transfer
|
|
DM5CNT.REQSL5_3 3 Selects cause of DMA5 request
|
|
DM5CNT.REQSL5_2 2 Selects cause of DMA5 request
|
|
DM5CNT.TREQF5 1 DMA5 transfer request flag
|
|
DM5CNT.MDSEL5 0 Selects DMA5 transfer mode
|
|
DM5TCT 0x00800419 DMA5 Transfer Count Register
|
|
DM5TCT.DM5TCT_15 15
|
|
DM5TCT.DM5TCT_14 14
|
|
DM5TCT.DM5TCT_13 13
|
|
DM5TCT.DM5TCT_12 12
|
|
DM5TCT.DM5TCT_11 11
|
|
DM5TCT.DM5TCT_10 10
|
|
DM5TCT.DM5TCT_9 9
|
|
DM5TCT.DM5TCT_8 8
|
|
DM5SA 0x0080041A DMA5 Source Address Register
|
|
DM5SA.DM5SA_15 15
|
|
DM5SA.DM5SA_14 14
|
|
DM5SA.DM5SA_13 13
|
|
DM5SA.DM5SA_12 12
|
|
DM5SA.DM5SA_11 11
|
|
DM5SA.DM5SA_10 10
|
|
DM5SA.DM5SA_9 9
|
|
DM5SA.DM5SA_8 8
|
|
DM5SA.DM5SA_7 7
|
|
DM5SA.DM5SA_6 6
|
|
DM5SA.DM5SA_5 5
|
|
DM5SA.DM5SA_4 4
|
|
DM5SA.DM5SA_3 3
|
|
DM5SA.DM5SA_2 2
|
|
DM5SA.DM5SA_1 1
|
|
DM5SA.DM5SA_0 0
|
|
DM5DA 0x0080041B DMA5 Destination Address Register
|
|
DM5DA.DM5DA_15 15
|
|
DM5DA.DM5DA_14 14
|
|
DM5DA.DM5DA_13 13
|
|
DM5DA.DM5DA_12 12
|
|
DM5DA.DM5DA_11 11
|
|
DM5DA.DM5DA_10 10
|
|
DM5DA.DM5DA_9 9
|
|
DM5DA.DM5DA_8 8
|
|
DM5DA.DM5DA_7 7
|
|
DM5DA.DM5DA_6 6
|
|
DM5DA.DM5DA_5 5
|
|
DM5DA.DM5DA_4 4
|
|
DM5DA.DM5DA_3 3
|
|
DM5DA.DM5DA_2 2
|
|
DM5DA.DM5DA_1 1
|
|
DM5DA.DM5DA_0 0
|
|
RESERVED0080041E 0x0080041E RESERVED
|
|
RESERVED0080041F 0x0080041F RESERVED
|
|
DM1CNT 0x00800420 DMA1 Channel Control Register
|
|
DM1CNT.DADSL1 7 Selects DMA1 destination address direction
|
|
DM1CNT.SADSL1 6 Selects DMA1 source address direction
|
|
DM1CNT.TSZSL1 5 Selects DMA1 transfer size
|
|
DM1CNT.TENL1 4 Enables DMA1 transfer
|
|
DM1CNT.REQSL1_3 3 Selects cause of DMA1 request
|
|
DM1CNT.REQSL1_2 2 Selects cause of DMA1 request
|
|
DM1CNT.TREQF1 1 DMA1 transfer request flag
|
|
DM1CNT.MDSEL1 0 Selects DMA1 transfer mode
|
|
DM1TCT 0x00800421 DMA1 Transfer Count Register
|
|
DM1TCT.DM1TCT_15 15
|
|
DM1TCT.DM1TCT_14 14
|
|
DM1TCT.DM1TCT_13 13
|
|
DM1TCT.DM1TCT_12 12
|
|
DM1TCT.DM1TCT_11 11
|
|
DM1TCT.DM1TCT_10 10
|
|
DM1TCT.DM1TCT_9 9
|
|
DM1TCT.DM1TCT_8 8
|
|
DM1SA 0x00800422 DMA1 Source Address Register
|
|
DM1SA.DM1SA_15 15
|
|
DM1SA.DM1SA_14 14
|
|
DM1SA.DM1SA_13 13
|
|
DM1SA.DM1SA_12 12
|
|
DM1SA.DM1SA_11 11
|
|
DM1SA.DM1SA_10 10
|
|
DM1SA.DM1SA_9 9
|
|
DM1SA.DM1SA_8 8
|
|
DM1SA.DM1SA_7 7
|
|
DM1SA.DM1SA_6 6
|
|
DM1SA.DM1SA_5 5
|
|
DM1SA.DM1SA_4 4
|
|
DM1SA.DM1SA_3 3
|
|
DM1SA.DM1SA_2 2
|
|
DM1SA.DM1SA_1 1
|
|
DM1SA.DM1SA_0 0
|
|
DM1DA 0x00800424 DMA1 Destination Address Register
|
|
DM1DA.DM1DA_15 15
|
|
DM1DA.DM1DA_14 14
|
|
DM1DA.DM1DA_13 13
|
|
DM1DA.DM1DA_12 12
|
|
DM1DA.DM1DA_11 11
|
|
DM1DA.DM1DA_10 10
|
|
DM1DA.DM1DA_9 9
|
|
DM1DA.DM1DA_8 8
|
|
DM1DA.DM1DA_7 7
|
|
DM1DA.DM1DA_6 6
|
|
DM1DA.DM1DA_5 5
|
|
DM1DA.DM1DA_4 4
|
|
DM1DA.DM1DA_3 3
|
|
DM1DA.DM1DA_2 2
|
|
DM1DA.DM1DA_1 1
|
|
DM1DA.DM1DA_0 0
|
|
RESERVED00800426 0x00800426 RESERVED
|
|
RESERVED00800427 0x00800427 RESERVED
|
|
DM6CNT 0x00800428 DMA6 Channel Control Register
|
|
DM6CNT.DADSL6 7 Selects DMA6 destination address direction
|
|
DM6CNT.SADSL6 6 Selects DMA6 source address direction
|
|
DM6CNT.TSZSL6 5 Selects DMA6 transfer size
|
|
DM6CNT.TENL6 4 Enables DMA6 transfer
|
|
DM6CNT.REQSL6_3 3 Selects cause of DMA6 request
|
|
DM6CNT.REQSL6_2 2 Selects cause of DMA6 request
|
|
DM6CNT.TREQF6 1 DMA6 transfer request flag
|
|
DM6CNT.MDSEL6 0 Selects DMA6 transfer mode
|
|
DM6TCT 0x00800429 DMA6 Transfer Count Register
|
|
DM6TCT.DM6TCT_15 15
|
|
DM6TCT.DM6TCT_14 14
|
|
DM6TCT.DM6TCT_13 13
|
|
DM6TCT.DM6TCT_12 12
|
|
DM6TCT.DM6TCT_11 11
|
|
DM6TCT.DM6TCT_10 10
|
|
DM6TCT.DM6TCT_9 9
|
|
DM6TCT.DM6TCT_8 8
|
|
DM6SA 0x0080042A DMA6 Source Address Register
|
|
DM6SA.DM6SA_15 15
|
|
DM6SA.DM6SA_14 14
|
|
DM6SA.DM6SA_13 13
|
|
DM6SA.DM6SA_12 12
|
|
DM6SA.DM6SA_11 11
|
|
DM6SA.DM6SA_10 10
|
|
DM6SA.DM6SA_9 9
|
|
DM6SA.DM6SA_8 8
|
|
DM6SA.DM6SA_7 7
|
|
DM6SA.DM6SA_6 6
|
|
DM6SA.DM6SA_5 5
|
|
DM6SA.DM6SA_4 4
|
|
DM6SA.DM6SA_3 3
|
|
DM6SA.DM6SA_2 2
|
|
DM6SA.DM6SA_1 1
|
|
DM6SA.DM6SA_0 0
|
|
DM6DA 0x0080042C DMA6 Destination Address Register
|
|
DM6DA.DM6DA_15 15
|
|
DM6DA.DM6DA_14 14
|
|
DM6DA.DM6DA_13 13
|
|
DM6DA.DM6DA_12 12
|
|
DM6DA.DM6DA_11 11
|
|
DM6DA.DM6DA_10 10
|
|
DM6DA.DM6DA_9 9
|
|
DM6DA.DM6DA_8 8
|
|
DM6DA.DM6DA_7 7
|
|
DM6DA.DM6DA_6 6
|
|
DM6DA.DM6DA_5 5
|
|
DM6DA.DM6DA_4 4
|
|
DM6DA.DM6DA_3 3
|
|
DM6DA.DM6DA_2 2
|
|
DM6DA.DM6DA_1 1
|
|
DM6DA.DM6DA_0 0
|
|
RESERVED0080042E 0x0080042E RESERVED
|
|
RESERVED0080042F 0x0080042F RESERVED
|
|
DM2CNT 0x00800430 DMA2 Channel Control Register
|
|
DM2CNT.DADSL2 7 Selects DMA2 destination address direction
|
|
DM2CNT.SADSL2 6 Selects DMA2 source address direction
|
|
DM2CNT.TSZSL2 5 Selects DMA2 transfer size
|
|
DM2CNT.TENL2 4 Enables DMA2 transfer
|
|
DM2CNT.REQSL2_3 3 Selects cause of DMA2 request
|
|
DM2CNT.REQSL2_2 2 Selects cause of DMA2 request
|
|
DM2CNT.TREQF2 1 DMA2 transfer request flag
|
|
DM2CNT.MDSEL2 0 Selects DMA2 transfer mode
|
|
DM2TCT 0x00800431 DMA2 Transfer Count Register
|
|
DM2TCT.DM2TCT_15 15
|
|
DM2TCT.DM2TCT_14 14
|
|
DM2TCT.DM2TCT_13 13
|
|
DM2TCT.DM2TCT_12 12
|
|
DM2TCT.DM2TCT_11 11
|
|
DM2TCT.DM2TCT_10 10
|
|
DM2TCT.DM2TCT_9 9
|
|
DM2TCT.DM2TCT_8 8
|
|
DM2SA 0x00800432 DMA2 Source Address Register
|
|
DM2SA.DM2SA_15 15
|
|
DM2SA.DM2SA_14 14
|
|
DM2SA.DM2SA_13 13
|
|
DM2SA.DM2SA_12 12
|
|
DM2SA.DM2SA_11 11
|
|
DM2SA.DM2SA_10 10
|
|
DM2SA.DM2SA_9 9
|
|
DM2SA.DM2SA_8 8
|
|
DM2SA.DM2SA_7 7
|
|
DM2SA.DM2SA_6 6
|
|
DM2SA.DM2SA_5 5
|
|
DM2SA.DM2SA_4 4
|
|
DM2SA.DM2SA_3 3
|
|
DM2SA.DM2SA_2 2
|
|
DM2SA.DM2SA_1 1
|
|
DM2SA.DM2SA_0 0
|
|
DM2DA 0x00800434 DMA2 Destination Address Register
|
|
DM2DA.DM2DA_15 15
|
|
DM2DA.DM2DA_14 14
|
|
DM2DA.DM2DA_13 13
|
|
DM2DA.DM2DA_12 12
|
|
DM2DA.DM2DA_11 11
|
|
DM2DA.DM2DA_10 10
|
|
DM2DA.DM2DA_9 9
|
|
DM2DA.DM2DA_8 8
|
|
DM2DA.DM2DA_7 7
|
|
DM2DA.DM2DA_6 6
|
|
DM2DA.DM2DA_5 5
|
|
DM2DA.DM2DA_4 4
|
|
DM2DA.DM2DA_3 3
|
|
DM2DA.DM2DA_2 2
|
|
DM2DA.DM2DA_1 1
|
|
DM2DA.DM2DA_0 0
|
|
RESERVED00800436 0x00800436 RESERVED
|
|
RESERVED00800437 0x00800437 RESERVED
|
|
DM7CNT 0x00800438 DMA7 Channel Control Register
|
|
DM7CNT.DADSL7 7 Selects DMA7 destination address direction
|
|
DM7CNT.SADSL7 6 Selects DMA7 source address direction
|
|
DM7CNT.TSZSL7 5 Selects DMA7 transfer size
|
|
DM7CNT.TENL7 4 Enables DMA7 transfer
|
|
DM7CNT.REQSL7_3 3 Selects cause of DMA7 request
|
|
DM7CNT.REQSL7_2 2 Selects cause of DMA7 request
|
|
DM7CNT.TREQF7 1 DMA7 transfer request flag
|
|
DM7CNT.MDSEL7 0 Selects DMA7 transfer mode
|
|
DM7TCT 0x00800439 DMA7 Transfer Count Register
|
|
DM7TCT.DM7TCT_15 15
|
|
DM7TCT.DM7TCT_14 14
|
|
DM7TCT.DM7TCT_13 13
|
|
DM7TCT.DM7TCT_12 12
|
|
DM7TCT.DM7TCT_11 11
|
|
DM7TCT.DM7TCT_10 10
|
|
DM7TCT.DM7TCT_9 9
|
|
DM7TCT.DM7TCT_8 8
|
|
DM7SA 0x0080043A DMA7 Source Address Register
|
|
DM7SA.DM7SA_15 15
|
|
DM7SA.DM7SA_14 14
|
|
DM7SA.DM7SA_13 13
|
|
DM7SA.DM7SA_12 12
|
|
DM7SA.DM7SA_11 11
|
|
DM7SA.DM7SA_10 10
|
|
DM7SA.DM7SA_9 9
|
|
DM7SA.DM7SA_8 8
|
|
DM7SA.DM7SA_7 7
|
|
DM7SA.DM7SA_6 6
|
|
DM7SA.DM7SA_5 5
|
|
DM7SA.DM7SA_4 4
|
|
DM7SA.DM7SA_3 3
|
|
DM7SA.DM7SA_2 2
|
|
DM7SA.DM7SA_1 1
|
|
DM7SA.DM7SA_0 0
|
|
DM7DA 0x0080043C DMA7 Destination Address Register
|
|
DM7DA.DM7DA_15 15
|
|
DM7DA.DM7DA_14 14
|
|
DM7DA.DM7DA_13 13
|
|
DM7DA.DM7DA_12 12
|
|
DM7DA.DM7DA_11 11
|
|
DM7DA.DM7DA_10 10
|
|
DM7DA.DM7DA_9 9
|
|
DM7DA.DM7DA_8 8
|
|
DM7DA.DM7DA_7 7
|
|
DM7DA.DM7DA_6 6
|
|
DM7DA.DM7DA_5 5
|
|
DM7DA.DM7DA_4 4
|
|
DM7DA.DM7DA_3 3
|
|
DM7DA.DM7DA_2 2
|
|
DM7DA.DM7DA_1 1
|
|
DM7DA.DM7DA_0 0
|
|
RESERVED0080043E 0x0080043E RESERVED
|
|
RESERVED0080043F 0x0080043F RESERVED
|
|
DM3CNT 0x00800440 DMA3 Channel Control Register
|
|
DM3CNT.DADSL3 7 Selects DMA3 destination address direction
|
|
DM3CNT.SADSL3 6 Selects DMA3 source address direction
|
|
DM3CNT.TSZSL3 5 Selects DMA3 transfer size
|
|
DM3CNT.TENL3 4 Enables DMA3 transfer
|
|
DM3CNT.REQSL3_3 3 Selects cause of DMA3 request
|
|
DM3CNT.REQSL3_2 2 Selects cause of DMA3 request
|
|
DM3CNT.TREQF3 1 DMA3 transfer request flag
|
|
DM3CNT.MDSEL3 0 Selects DMA3 transfer mode
|
|
DM3TCT 0x00800441 DMA3 Transfer Count Register
|
|
DM3TCT.DM3TCT_15 15
|
|
DM3TCT.DM3TCT_14 14
|
|
DM3TCT.DM3TCT_13 13
|
|
DM3TCT.DM3TCT_12 12
|
|
DM3TCT.DM3TCT_11 11
|
|
DM3TCT.DM3TCT_10 10
|
|
DM3TCT.DM3TCT_9 9
|
|
DM3TCT.DM3TCT_8 8
|
|
DM3SA 0x00800442 DMA3 Source Address Register
|
|
DM3SA.DM3SA_15 15
|
|
DM3SA.DM3SA_14 14
|
|
DM3SA.DM3SA_13 13
|
|
DM3SA.DM3SA_12 12
|
|
DM3SA.DM3SA_11 11
|
|
DM3SA.DM3SA_10 10
|
|
DM3SA.DM3SA_9 9
|
|
DM3SA.DM3SA_8 8
|
|
DM3SA.DM3SA_7 7
|
|
DM3SA.DM3SA_6 6
|
|
DM3SA.DM3SA_5 5
|
|
DM3SA.DM3SA_4 4
|
|
DM3SA.DM3SA_3 3
|
|
DM3SA.DM3SA_2 2
|
|
DM3SA.DM3SA_1 1
|
|
DM3SA.DM3SA_0 0
|
|
DM3DA 0x00800444 DMA3 Destination Address Register
|
|
DM3DA.DM3DA_15 15
|
|
DM3DA.DM3DA_14 14
|
|
DM3DA.DM3DA_13 13
|
|
DM3DA.DM3DA_12 12
|
|
DM3DA.DM3DA_11 11
|
|
DM3DA.DM3DA_10 10
|
|
DM3DA.DM3DA_9 9
|
|
DM3DA.DM3DA_8 8
|
|
DM3DA.DM3DA_7 7
|
|
DM3DA.DM3DA_6 6
|
|
DM3DA.DM3DA_5 5
|
|
DM3DA.DM3DA_4 4
|
|
DM3DA.DM3DA_3 3
|
|
DM3DA.DM3DA_2 2
|
|
DM3DA.DM3DA_1 1
|
|
DM3DA.DM3DA_0 0
|
|
RESERVED00800446 0x00800446 RESERVED
|
|
RESERVED00800447 0x00800447 RESERVED
|
|
DM8CNT 0x00800448 DMA8 Channel Control Register
|
|
DM8CNT.DADSL8 7 Selects DMA8 destination address direction
|
|
DM8CNT.SADSL8 6 Selects DMA8 source address direction
|
|
DM8CNT.TSZSL8 5 Selects DMA8 transfer size
|
|
DM8CNT.TENL8 4 Enables DMA8 transfer
|
|
DM8CNT.REQSL8_3 3 Selects cause of DMA8 request
|
|
DM8CNT.REQSL8_2 2 Selects cause of DMA8 request
|
|
DM8CNT.TREQF8 1 DMA8 transfer request flag
|
|
DM8CNT.MDSEL8 0 Selects DMA8 transfer mode
|
|
DM8TCT 0x00800449 DMA8 Transfer Count Register
|
|
DM8TCT.DM8TCT_15 15
|
|
DM8TCT.DM8TCT_14 14
|
|
DM8TCT.DM8TCT_13 13
|
|
DM8TCT.DM8TCT_12 12
|
|
DM8TCT.DM8TCT_11 11
|
|
DM8TCT.DM8TCT_10 10
|
|
DM8TCT.DM8TCT_9 9
|
|
DM8TCT.DM8TCT_8 8
|
|
DM8SA 0x0080044A DMA8 Source Address Register
|
|
DM8SA.DM8SA_15 15
|
|
DM8SA.DM8SA_14 14
|
|
DM8SA.DM8SA_13 13
|
|
DM8SA.DM8SA_12 12
|
|
DM8SA.DM8SA_11 11
|
|
DM8SA.DM8SA_10 10
|
|
DM8SA.DM8SA_9 9
|
|
DM8SA.DM8SA_8 8
|
|
DM8SA.DM8SA_7 7
|
|
DM8SA.DM8SA_6 6
|
|
DM8SA.DM8SA_5 5
|
|
DM8SA.DM8SA_4 4
|
|
DM8SA.DM8SA_3 3
|
|
DM8SA.DM8SA_2 2
|
|
DM8SA.DM8SA_1 1
|
|
DM8SA.DM8SA_0 0
|
|
DM8DA 0x0080044C DMA8 Destination Address Register
|
|
DM8DA.DM8DA_15 15
|
|
DM8DA.DM8DA_14 14
|
|
DM8DA.DM8DA_13 13
|
|
DM8DA.DM8DA_12 12
|
|
DM8DA.DM8DA_11 11
|
|
DM8DA.DM8DA_10 10
|
|
DM8DA.DM8DA_9 9
|
|
DM8DA.DM8DA_8 8
|
|
DM8DA.DM8DA_7 7
|
|
DM8DA.DM8DA_6 6
|
|
DM8DA.DM8DA_5 5
|
|
DM8DA.DM8DA_4 4
|
|
DM8DA.DM8DA_3 3
|
|
DM8DA.DM8DA_2 2
|
|
DM8DA.DM8DA_1 1
|
|
DM8DA.DM8DA_0 0
|
|
RESERVED0080044E 0x0080044E RESERVED
|
|
RESERVED0080044F 0x0080044F RESERVED
|
|
DM4CNT 0x00800450 DMA4 Channel Control Register
|
|
DM4CNT.DADSL4 7 Selects DMA4 destination address direction
|
|
DM4CNT.SADSL4 6 Selects DMA4 source address direction
|
|
DM4CNT.TSZSL4 5 Selects DMA4 transfer size
|
|
DM4CNT.TENL4 4 Enables DMA4 transfer
|
|
DM4CNT.REQSL4_3 3 Selects cause of DMA4 request
|
|
DM4CNT.REQSL4_2 2 Selects cause of DMA4 request
|
|
DM4CNT.TREQF4 1 DMA4 transfer request flag
|
|
DM4CNT.MDSEL4 0 Selects DMA4 transfer mode
|
|
DM4TCT 0x00800451 DMA4 Transfer Count Register
|
|
DM4TCT.DM4TCT_15 15
|
|
DM4TCT.DM4TCT_14 14
|
|
DM4TCT.DM4TCT_13 13
|
|
DM4TCT.DM4TCT_12 12
|
|
DM4TCT.DM4TCT_11 11
|
|
DM4TCT.DM4TCT_10 10
|
|
DM4TCT.DM4TCT_9 9
|
|
DM4TCT.DM4TCT_8 8
|
|
DM4SA 0x00800452 DMA4 Source Address Register
|
|
DM4SA.DM4SA_15 15
|
|
DM4SA.DM4SA_14 14
|
|
DM4SA.DM4SA_13 13
|
|
DM4SA.DM4SA_12 12
|
|
DM4SA.DM4SA_11 11
|
|
DM4SA.DM4SA_10 10
|
|
DM4SA.DM4SA_9 9
|
|
DM4SA.DM4SA_8 8
|
|
DM4SA.DM4SA_7 7
|
|
DM4SA.DM4SA_6 6
|
|
DM4SA.DM4SA_5 5
|
|
DM4SA.DM4SA_4 4
|
|
DM4SA.DM4SA_3 3
|
|
DM4SA.DM4SA_2 2
|
|
DM4SA.DM4SA_1 1
|
|
DM4SA.DM4SA_0 0
|
|
DM4DA 0x00800454 DMA4 Destination Address Register
|
|
DM4DA.DM4DA_15 15
|
|
DM4DA.DM4DA_14 14
|
|
DM4DA.DM4DA_13 13
|
|
DM4DA.DM4DA_12 12
|
|
DM4DA.DM4DA_11 11
|
|
DM4DA.DM4DA_10 10
|
|
DM4DA.DM4DA_9 9
|
|
DM4DA.DM4DA_8 8
|
|
DM4DA.DM4DA_7 7
|
|
DM4DA.DM4DA_6 6
|
|
DM4DA.DM4DA_5 5
|
|
DM4DA.DM4DA_4 4
|
|
DM4DA.DM4DA_3 3
|
|
DM4DA.DM4DA_2 2
|
|
DM4DA.DM4DA_1 1
|
|
DM4DA.DM4DA_0 0
|
|
RESERVED00800456 0x00800456 RESERVED
|
|
RESERVED00800457 0x00800457 RESERVED
|
|
DM9CNT 0x00800458 DMA9 Channel Control Register
|
|
DM9CNT.DADSL9 7 Selects DMA9 destination address direction
|
|
DM9CNT.SADSL9 6 Selects DMA9 source address direction
|
|
DM9CNT.TSZSL9 5 Selects DMA9 transfer size
|
|
DM9CNT.TENL9 4 Enables DMA9 transfer
|
|
DM9CNT.REQSL9_3 3 Selects cause of DMA9 request
|
|
DM9CNT.REQSL9_2 2 Selects cause of DMA9 request
|
|
DM9CNT.TREQF9 1 DMA9 transfer request flag
|
|
DM9CNT.MDSEL9 0 Selects DMA9 transfer mode
|
|
DM9TCT 0x00800459 DMA9 Transfer Count Register
|
|
DM9TCT.DM9TCT_15 15
|
|
DM9TCT.DM9TCT_14 14
|
|
DM9TCT.DM9TCT_13 13
|
|
DM9TCT.DM9TCT_12 12
|
|
DM9TCT.DM9TCT_11 11
|
|
DM9TCT.DM9TCT_10 10
|
|
DM9TCT.DM9TCT_9 9
|
|
DM9TCT.DM9TCT_8 8
|
|
DM9SA 0x0080045A DMA9 Source Address Register
|
|
DM9SA.DM9SA_15 15
|
|
DM9SA.DM9SA_14 14
|
|
DM9SA.DM9SA_13 13
|
|
DM9SA.DM9SA_12 12
|
|
DM9SA.DM9SA_11 11
|
|
DM9SA.DM9SA_10 10
|
|
DM9SA.DM9SA_9 9
|
|
DM9SA.DM9SA_8 8
|
|
DM9SA.DM9SA_7 7
|
|
DM9SA.DM9SA_6 6
|
|
DM9SA.DM9SA_5 5
|
|
DM9SA.DM9SA_4 4
|
|
DM9SA.DM9SA_3 3
|
|
DM9SA.DM9SA_2 2
|
|
DM9SA.DM9SA_1 1
|
|
DM9SA.DM9SA_0 0
|
|
DM9DA 0x0080045C DMA9 Destination Address Register
|
|
DM9DA.DM9DA_15 15
|
|
DM9DA.DM9DA_14 14
|
|
DM9DA.DM9DA_13 13
|
|
DM9DA.DM9DA_12 12
|
|
DM9DA.DM9DA_11 11
|
|
DM9DA.DM9DA_10 10
|
|
DM9DA.DM9DA_9 9
|
|
DM9DA.DM9DA_8 8
|
|
DM9DA.DM9DA_7 7
|
|
DM9DA.DM9DA_6 6
|
|
DM9DA.DM9DA_5 5
|
|
DM9DA.DM9DA_4 4
|
|
DM9DA.DM9DA_3 3
|
|
DM9DA.DM9DA_2 2
|
|
DM9DA.DM9DA_1 1
|
|
DM9DA.DM9DA_0 0
|
|
RESERVED0080045E 0x0080045E RESERVED
|
|
RESERVED0080045F 0x0080045F RESERVED
|
|
DM0SRI 0x00800460 DMA0 Software Request Generation Register
|
|
DM0SRI.DM0SRI_15 15 Generates DMA software request bit 15
|
|
DM0SRI.DM0SRI_14 14 Generates DMA software request bit 14
|
|
DM0SRI.DM0SRI_13 13 Generates DMA software request bit 13
|
|
DM0SRI.DM0SRI_12 12 Generates DMA software request bit 12
|
|
DM0SRI.DM0SRI_11 11 Generates DMA software request bit 11
|
|
DM0SRI.DM0SRI_10 10 Generates DMA software request bit 10
|
|
DM0SRI.DM0SRI_9 9 Generates DMA software request bit 9
|
|
DM0SRI.DM0SRI_8 8 Generates DMA software request bit 8
|
|
DM0SRI.DM0SRI_7 7 Generates DMA software request bit 7
|
|
DM0SRI.DM0SRI_6 6 Generates DMA software request bit 6
|
|
DM0SRI.DM0SRI_5 5 Generates DMA software request bit 5
|
|
DM0SRI.DM0SRI_4 4 Generates DMA software request bit 4
|
|
DM0SRI.DM0SRI_3 3 Generates DMA software request bit 3
|
|
DM0SRI.DM0SRI_2 2 Generates DMA software request bit 2
|
|
DM0SRI.DM0SRI_1 1 Generates DMA software request bit 1
|
|
DM0SRI.DM0SRI_0 0 Generates DMA software request bit 0
|
|
DM1SRI 0x00800462 DMA1 Software Request Generation Register
|
|
DM1SRI.DM1SRI_15 15 Generates DMA software request bit 15
|
|
DM1SRI.DM1SRI_14 14 Generates DMA software request bit 14
|
|
DM1SRI.DM1SRI_13 13 Generates DMA software request bit 13
|
|
DM1SRI.DM1SRI_12 12 Generates DMA software request bit 12
|
|
DM1SRI.DM1SRI_11 11 Generates DMA software request bit 11
|
|
DM1SRI.DM1SRI_10 10 Generates DMA software request bit 10
|
|
DM1SRI.DM1SRI_9 9 Generates DMA software request bit 9
|
|
DM1SRI.DM1SRI_8 8 Generates DMA software request bit 8
|
|
DM1SRI.DM1SRI_7 7 Generates DMA software request bit 7
|
|
DM1SRI.DM1SRI_6 6 Generates DMA software request bit 6
|
|
DM1SRI.DM1SRI_5 5 Generates DMA software request bit 5
|
|
DM1SRI.DM1SRI_4 4 Generates DMA software request bit 4
|
|
DM1SRI.DM1SRI_3 3 Generates DMA software request bit 3
|
|
DM1SRI.DM1SRI_2 2 Generates DMA software request bit 2
|
|
DM1SRI.DM1SRI_1 1 Generates DMA software request bit 1
|
|
DM1SRI.DM1SRI_0 0 Generates DMA software request bit 0
|
|
DM2SRI 0x00800464 DMA2 Software Request Generation Register
|
|
DM2SRI.DM2SRI_15 15 Generates DMA software request bit 15
|
|
DM2SRI.DM2SRI_14 14 Generates DMA software request bit 14
|
|
DM2SRI.DM2SRI_13 13 Generates DMA software request bit 13
|
|
DM2SRI.DM2SRI_12 12 Generates DMA software request bit 12
|
|
DM2SRI.DM2SRI_11 11 Generates DMA software request bit 11
|
|
DM2SRI.DM2SRI_10 10 Generates DMA software request bit 10
|
|
DM2SRI.DM2SRI_9 9 Generates DMA software request bit 9
|
|
DM2SRI.DM2SRI_8 8 Generates DMA software request bit 8
|
|
DM2SRI.DM2SRI_7 7 Generates DMA software request bit 7
|
|
DM2SRI.DM2SRI_6 6 Generates DMA software request bit 6
|
|
DM2SRI.DM2SRI_5 5 Generates DMA software request bit 5
|
|
DM2SRI.DM2SRI_4 4 Generates DMA software request bit 4
|
|
DM2SRI.DM2SRI_3 3 Generates DMA software request bit 3
|
|
DM2SRI.DM2SRI_2 2 Generates DMA software request bit 2
|
|
DM2SRI.DM2SRI_1 1 Generates DMA software request bit 1
|
|
DM2SRI.DM2SRI_0 0 Generates DMA software request bit 0
|
|
DM3SRI 0x00800466 DMA3 Software Request Generation Register
|
|
DM3SRI.DM3SRI_15 15 Generates DMA software request bit 15
|
|
DM3SRI.DM3SRI_14 14 Generates DMA software request bit 14
|
|
DM3SRI.DM3SRI_13 13 Generates DMA software request bit 13
|
|
DM3SRI.DM3SRI_12 12 Generates DMA software request bit 12
|
|
DM3SRI.DM3SRI_11 11 Generates DMA software request bit 11
|
|
DM3SRI.DM3SRI_10 10 Generates DMA software request bit 10
|
|
DM3SRI.DM3SRI_9 9 Generates DMA software request bit 9
|
|
DM3SRI.DM3SRI_8 8 Generates DMA software request bit 8
|
|
DM3SRI.DM3SRI_7 7 Generates DMA software request bit 7
|
|
DM3SRI.DM3SRI_6 6 Generates DMA software request bit 6
|
|
DM3SRI.DM3SRI_5 5 Generates DMA software request bit 5
|
|
DM3SRI.DM3SRI_4 4 Generates DMA software request bit 4
|
|
DM3SRI.DM3SRI_3 3 Generates DMA software request bit 3
|
|
DM3SRI.DM3SRI_2 2 Generates DMA software request bit 2
|
|
DM3SRI.DM3SRI_1 1 Generates DMA software request bit 1
|
|
DM3SRI.DM3SRI_0 0 Generates DMA software request bit 0
|
|
DM4SRI 0x00800468 DMA4 Software Request Generation Register
|
|
DM4SRI.DM4SRI_15 15 Generates DMA software request bit 15
|
|
DM4SRI.DM4SRI_14 14 Generates DMA software request bit 14
|
|
DM4SRI.DM4SRI_13 13 Generates DMA software request bit 13
|
|
DM4SRI.DM4SRI_12 12 Generates DMA software request bit 12
|
|
DM4SRI.DM4SRI_11 11 Generates DMA software request bit 11
|
|
DM4SRI.DM4SRI_10 10 Generates DMA software request bit 10
|
|
DM4SRI.DM4SRI_9 9 Generates DMA software request bit 9
|
|
DM4SRI.DM4SRI_8 8 Generates DMA software request bit 8
|
|
DM4SRI.DM4SRI_7 7 Generates DMA software request bit 7
|
|
DM4SRI.DM4SRI_6 6 Generates DMA software request bit 6
|
|
DM4SRI.DM4SRI_5 5 Generates DMA software request bit 5
|
|
DM4SRI.DM4SRI_4 4 Generates DMA software request bit 4
|
|
DM4SRI.DM4SRI_3 3 Generates DMA software request bit 3
|
|
DM4SRI.DM4SRI_2 2 Generates DMA software request bit 2
|
|
DM4SRI.DM4SRI_1 1 Generates DMA software request bit 1
|
|
DM4SRI.DM4SRI_0 0 Generates DMA software request bit 0
|
|
RESERVED0080046A 0x0080046A RESERVED
|
|
RESERVED0080046B 0x0080046B RESERVED
|
|
RESERVED0080046C 0x0080046C RESERVED
|
|
RESERVED0080046D 0x0080046D RESERVED
|
|
RESERVED0080046E 0x0080046E RESERVED
|
|
RESERVED0080046F 0x0080046F RESERVED
|
|
DM5SRI 0x00800470 DMA5 Software Request Generation Register
|
|
DM5SRI.DM5SRI_15 15 Generates DMA software request bit 15
|
|
DM5SRI.DM5SRI_14 14 Generates DMA software request bit 14
|
|
DM5SRI.DM5SRI_13 13 Generates DMA software request bit 13
|
|
DM5SRI.DM5SRI_12 12 Generates DMA software request bit 12
|
|
DM5SRI.DM5SRI_11 11 Generates DMA software request bit 11
|
|
DM5SRI.DM5SRI_10 10 Generates DMA software request bit 10
|
|
DM5SRI.DM5SRI_9 9 Generates DMA software request bit 9
|
|
DM5SRI.DM5SRI_8 8 Generates DMA software request bit 8
|
|
DM5SRI.DM5SRI_7 7 Generates DMA software request bit 7
|
|
DM5SRI.DM5SRI_6 6 Generates DMA software request bit 6
|
|
DM5SRI.DM5SRI_5 5 Generates DMA software request bit 5
|
|
DM5SRI.DM5SRI_4 4 Generates DMA software request bit 4
|
|
DM5SRI.DM5SRI_3 3 Generates DMA software request bit 3
|
|
DM5SRI.DM5SRI_2 2 Generates DMA software request bit 2
|
|
DM5SRI.DM5SRI_1 1 Generates DMA software request bit 1
|
|
DM5SRI.DM5SRI_0 0 Generates DMA software request bit 0
|
|
DM6SRI 0x00800472 DMA6 Software Request Generation Register
|
|
DM6SRI.DM6SRI_15 15 Generates DMA software request bit 15
|
|
DM6SRI.DM6SRI_14 14 Generates DMA software request bit 14
|
|
DM6SRI.DM6SRI_13 13 Generates DMA software request bit 13
|
|
DM6SRI.DM6SRI_12 12 Generates DMA software request bit 12
|
|
DM6SRI.DM6SRI_11 11 Generates DMA software request bit 11
|
|
DM6SRI.DM6SRI_10 10 Generates DMA software request bit 10
|
|
DM6SRI.DM6SRI_9 9 Generates DMA software request bit 9
|
|
DM6SRI.DM6SRI_8 8 Generates DMA software request bit 8
|
|
DM6SRI.DM6SRI_7 7 Generates DMA software request bit 7
|
|
DM6SRI.DM6SRI_6 6 Generates DMA software request bit 6
|
|
DM6SRI.DM6SRI_5 5 Generates DMA software request bit 5
|
|
DM6SRI.DM6SRI_4 4 Generates DMA software request bit 4
|
|
DM6SRI.DM6SRI_3 3 Generates DMA software request bit 3
|
|
DM6SRI.DM6SRI_2 2 Generates DMA software request bit 2
|
|
DM6SRI.DM6SRI_1 1 Generates DMA software request bit 1
|
|
DM6SRI.DM6SRI_0 0 Generates DMA software request bit 0
|
|
DM7SRI 0x00800474 DMA7 Software Request Generation Register
|
|
DM7SRI.DM7SRI_15 15 Generates DMA software request bit 15
|
|
DM7SRI.DM7SRI_14 14 Generates DMA software request bit 14
|
|
DM7SRI.DM7SRI_13 13 Generates DMA software request bit 13
|
|
DM7SRI.DM7SRI_12 12 Generates DMA software request bit 12
|
|
DM7SRI.DM7SRI_11 11 Generates DMA software request bit 11
|
|
DM7SRI.DM7SRI_10 10 Generates DMA software request bit 10
|
|
DM7SRI.DM7SRI_9 9 Generates DMA software request bit 9
|
|
DM7SRI.DM7SRI_8 8 Generates DMA software request bit 8
|
|
DM7SRI.DM7SRI_7 7 Generates DMA software request bit 7
|
|
DM7SRI.DM7SRI_6 6 Generates DMA software request bit 6
|
|
DM7SRI.DM7SRI_5 5 Generates DMA software request bit 5
|
|
DM7SRI.DM7SRI_4 4 Generates DMA software request bit 4
|
|
DM7SRI.DM7SRI_3 3 Generates DMA software request bit 3
|
|
DM7SRI.DM7SRI_2 2 Generates DMA software request bit 2
|
|
DM7SRI.DM7SRI_1 1 Generates DMA software request bit 1
|
|
DM7SRI.DM7SRI_0 0 Generates DMA software request bit 0
|
|
DM8SRI 0x00800476 DMA8 Software Request Generation Register
|
|
DM8SRI.DM8SRI_15 15 Generates DMA software request bit 15
|
|
DM8SRI.DM8SRI_14 14 Generates DMA software request bit 14
|
|
DM8SRI.DM8SRI_13 13 Generates DMA software request bit 13
|
|
DM8SRI.DM8SRI_12 12 Generates DMA software request bit 12
|
|
DM8SRI.DM8SRI_11 11 Generates DMA software request bit 11
|
|
DM8SRI.DM8SRI_10 10 Generates DMA software request bit 10
|
|
DM8SRI.DM8SRI_9 9 Generates DMA software request bit 9
|
|
DM8SRI.DM8SRI_8 8 Generates DMA software request bit 8
|
|
DM8SRI.DM8SRI_7 7 Generates DMA software request bit 7
|
|
DM8SRI.DM8SRI_6 6 Generates DMA software request bit 6
|
|
DM8SRI.DM8SRI_5 5 Generates DMA software request bit 5
|
|
DM8SRI.DM8SRI_4 4 Generates DMA software request bit 4
|
|
DM8SRI.DM8SRI_3 3 Generates DMA software request bit 3
|
|
DM8SRI.DM8SRI_2 2 Generates DMA software request bit 2
|
|
DM8SRI.DM8SRI_1 1 Generates DMA software request bit 1
|
|
DM8SRI.DM8SRI_0 0 Generates DMA software request bit 0
|
|
DM9SRI 0x00800478 DMA9 Software Request Generation Register
|
|
DM9SRI.DM9SRI_15 15 Generates DMA software request bit 15
|
|
DM9SRI.DM9SRI_14 14 Generates DMA software request bit 14
|
|
DM9SRI.DM9SRI_13 13 Generates DMA software request bit 13
|
|
DM9SRI.DM9SRI_12 12 Generates DMA software request bit 12
|
|
DM9SRI.DM9SRI_11 11 Generates DMA software request bit 11
|
|
DM9SRI.DM9SRI_10 10 Generates DMA software request bit 10
|
|
DM9SRI.DM9SRI_9 9 Generates DMA software request bit 9
|
|
DM9SRI.DM9SRI_8 8 Generates DMA software request bit 8
|
|
DM9SRI.DM9SRI_7 7 Generates DMA software request bit 7
|
|
DM9SRI.DM9SRI_6 6 Generates DMA software request bit 6
|
|
DM9SRI.DM9SRI_5 5 Generates DMA software request bit 5
|
|
DM9SRI.DM9SRI_4 4 Generates DMA software request bit 4
|
|
DM9SRI.DM9SRI_3 3 Generates DMA software request bit 3
|
|
DM9SRI.DM9SRI_2 2 Generates DMA software request bit 2
|
|
DM9SRI.DM9SRI_1 1 Generates DMA software request bit 1
|
|
DM9SRI.DM9SRI_0 0 Generates DMA software request bit 0
|
|
P0DATA 0x00800700 P0 Data Register
|
|
P0DATA.P07DT 7 Port P07 data
|
|
P0DATA.P06DT 6 Port P06 data
|
|
P0DATA.P05DT 5 Port P05 data
|
|
P0DATA.P04DT 4 Port P04 data
|
|
P0DATA.P03DT 3 Port P03 data
|
|
P0DATA.P02DT 2 Port P02 data
|
|
P0DATA.P01DT 1 Port P01 data
|
|
P0DATA.P00DT 0 Port P00 data
|
|
P1DATA 0x00800701 P1 Data Register
|
|
P1DATA.P17DT 7 Port P17 data
|
|
P1DATA.P16DT 6 Port P16 data
|
|
P1DATA.P15DT 5 Port P15 data
|
|
P1DATA.P14DT 4 Port P14 data
|
|
P1DATA.P13DT 3 Port P13 data
|
|
P1DATA.P12DT 2 Port P12 data
|
|
P1DATA.P11DT 1 Port P11 data
|
|
P1DATA.P10DT 0 Port P10 data
|
|
P2DATA 0x00800702 P2 Data Register
|
|
P2DATA.P27DT 7 Port P27 data
|
|
P2DATA.P26DT 6 Port P26 data
|
|
P2DATA.P25DT 5 Port P25 data
|
|
P2DATA.P24DT 4 Port P24 data
|
|
P2DATA.P23DT 3 Port P23 data
|
|
P2DATA.P22DT 2 Port P22 data
|
|
P2DATA.P21DT 1 Port P21 data
|
|
P2DATA.P20DT 0 Port P20 data
|
|
P3DATA 0x00800703 P3 Data Register
|
|
P3DATA.P37DT 7 Port P37 data
|
|
P3DATA.P36DT 6 Port P36 data
|
|
P3DATA.P35DT 5 Port P35 data
|
|
P3DATA.P34DT 4 Port P34 data
|
|
P3DATA.P33DT 3 Port P33 data
|
|
P3DATA.P32DT 2 Port P32 data
|
|
P3DATA.P31DT 1 Port P31 data
|
|
P3DATA.P30DT 0 Port P30 data
|
|
P4DATA 0x00800704 P4 Data Register
|
|
P4DATA.P47DT 7 Port P47 data
|
|
P4DATA.P46DT 6 Port P46 data
|
|
P4DATA.P45DT 5 Port P45 data
|
|
P4DATA.P44DT 4 Port P44 data
|
|
P4DATA.P43DT 3 Port P43 data
|
|
P4DATA.P42DT 2 Port P42 data
|
|
P4DATA.P41DT 1 Port P41 data
|
|
P4DATA.P40DT 0 Port P40 data
|
|
RESERVED00800705 0x00800705 RESERVED
|
|
P6DATA 0x00800706 P6 Data Register
|
|
P6DATA.P67DT 7 Port P67 data
|
|
P6DATA.P66DT 6 Port P66 data
|
|
P6DATA.P65DT 5 Port P65 data
|
|
P6DATA.P64DT 4 Port P64 data
|
|
P6DATA.P63DT 3 Port P63 data
|
|
P6DATA.P62DT 2 Port P62 data
|
|
P6DATA.P61DT 1 Port P61 data
|
|
P6DATA.P60DT 0 Port P60 data
|
|
P7DATA 0x00800707 P7 Data Register
|
|
P7DATA.P77DT 7 Port P77 data
|
|
P7DATA.P76DT 6 Port P76 data
|
|
P7DATA.P75DT 5 Port P75 data
|
|
P7DATA.P74DT 4 Port P74 data
|
|
P7DATA.P73DT 3 Port P73 data
|
|
P7DATA.P72DT 2 Port P72 data
|
|
P7DATA.P71DT 1 Port P71 data
|
|
P7DATA.P70DT 0 Port P70 data
|
|
P8DATA 0x00800708 P8 Data Register
|
|
P8DATA.P87DT 7 Port P87 data
|
|
P8DATA.P86DT 6 Port P86 data
|
|
P8DATA.P85DT 5 Port P85 data
|
|
P8DATA.P84DT 4 Port P84 data
|
|
P8DATA.P83DT 3 Port P83 data
|
|
P8DATA.P82DT 2 Port P82 data
|
|
P8DATA.P81DT 1 Port P81 data
|
|
P8DATA.P80DT 0 Port P80 data
|
|
P9DATA 0x00800709 P9 Data Register
|
|
P9DATA.P97DT 7 Port P97 data
|
|
P9DATA.P96DT 6 Port P96 data
|
|
P9DATA.P95DT 5 Port P95 data
|
|
P9DATA.P94DT 4 Port P94 data
|
|
P9DATA.P93DT 3 Port P93 data
|
|
P9DATA.P92DT 2 Port P92 data
|
|
P9DATA.P91DT 1 Port P91 data
|
|
P9DATA.P90DT 0 Port P90 data
|
|
P10DATA 0x0080070A P10 Data Register
|
|
P10DATA.P107DT 7 Port P107 data
|
|
P10DATA.P106DT 6 Port P106 data
|
|
P10DATA.P105DT 5 Port P105 data
|
|
P10DATA.P104DT 4 Port P104 data
|
|
P10DATA.P103DT 3 Port P103 data
|
|
P10DATA.P102DT 2 Port P102 data
|
|
P10DATA.P101DT 1 Port P101 data
|
|
P10DATA.P100DT 0 Port P100 data
|
|
P11DATA 0x0080070B P11 Data Register
|
|
P11DATA.P117DT 7 Port P117 data
|
|
P11DATA.P116DT 6 Port P116 data
|
|
P11DATA.P115DT 5 Port P115 data
|
|
P11DATA.P114DT 4 Port P114 data
|
|
P11DATA.P113DT 3 Port P113 data
|
|
P11DATA.P112DT 2 Port P112 data
|
|
P11DATA.P111DT 1 Port P111 data
|
|
P11DATA.P110DT 0 Port P110 data
|
|
P12DATA 0x0080070C P12 Data Register
|
|
P12DATA.P127DT 7 Port P127 data
|
|
P12DATA.P126DT 6 Port P126 data
|
|
P12DATA.P125DT 5 Port P125 data
|
|
P12DATA.P124DT 4 Port P124 data
|
|
P12DATA.P123DT 3 Port P123 data
|
|
P12DATA.P122DT 2 Port P122 data
|
|
P12DATA.P121DT 1 Port P121 data
|
|
P12DATA.P120DT 0 Port P120 data
|
|
P13DATA 0x0080070D P13 Data Register
|
|
P13DATA.P137DT 7 Port P137 data
|
|
P13DATA.P136DT 6 Port P136 data
|
|
P13DATA.P135DT 5 Port P135 data
|
|
P13DATA.P134DT 4 Port P134 data
|
|
P13DATA.P133DT 3 Port P133 data
|
|
P13DATA.P132DT 2 Port P132 data
|
|
P13DATA.P131DT 1 Port P131 data
|
|
P13DATA.P130DT 0 Port P130 data
|
|
P14DATA 0x0080070E P14 Data Register
|
|
P14DATA.P147DT 7 Port P147 data
|
|
P14DATA.P146DT 6 Port P146 data
|
|
P14DATA.P145DT 5 Port P145 data
|
|
P14DATA.P144DT 4 Port P144 data
|
|
P14DATA.P143DT 3 Port P143 data
|
|
P14DATA.P142DT 2 Port P142 data
|
|
P14DATA.P141DT 1 Port P141 data
|
|
P14DATA.P140DT 0 Port P140 data
|
|
P15DATA 0x0080070F P15 Data Register
|
|
P15DATA.P157DT 7 Port P157 data
|
|
P15DATA.P156DT 6 Port P156 data
|
|
P15DATA.P155DT 5 Port P155 data
|
|
P15DATA.P154DT 4 Port P154 data
|
|
P15DATA.P153DT 3 Port P153 data
|
|
P15DATA.P152DT 2 Port P152 data
|
|
P15DATA.P151DT 1 Port P151 data
|
|
P15DATA.P150DT 0 Port P150 data
|
|
P16DATA 0x00800710 P16 Data Register
|
|
P16DATA.P167DT 7 Port P167 data
|
|
P16DATA.P166DT 6 Port P166 data
|
|
P16DATA.P165DT 5 Port P165 data
|
|
P16DATA.P164DT 4 Port P164 data
|
|
P16DATA.P163DT 3 Port P163 data
|
|
P16DATA.P162DT 2 Port P162 data
|
|
P16DATA.P161DT 1 Port P161 data
|
|
P16DATA.P160DT 0 Port P160 data
|
|
P17DATA 0x00800711 P17 Data Register
|
|
P17DATA.P177DT 7 Port P177 data
|
|
P17DATA.P176DT 6 Port P176 data
|
|
P17DATA.P175DT 5 Port P175 data
|
|
P17DATA.P174DT 4 Port P174 data
|
|
P17DATA.P173DT 3 Port P173 data
|
|
P17DATA.P172DT 2 Port P172 data
|
|
P17DATA.P171DT 1 Port P171 data
|
|
P17DATA.P170DT 0 Port P170 data
|
|
P18DATA 0x00800712 P18 Data Register
|
|
P18DATA.P187DT 7 Port P187 data
|
|
P18DATA.P186DT 6 Port P186 data
|
|
P18DATA.P185DT 5 Port P185 data
|
|
P18DATA.P184DT 4 Port P184 data
|
|
P18DATA.P183DT 3 Port P183 data
|
|
P18DATA.P182DT 2 Port P182 data
|
|
P18DATA.P181DT 1 Port P181 data
|
|
P18DATA.P180DT 0 Port P180 data
|
|
P19DATA 0x00800713 P19 Data Register
|
|
P19DATA.P197DT 7 Port P197 data
|
|
P19DATA.P196DT 6 Port P196 data
|
|
P19DATA.P195DT 5 Port P195 data
|
|
P19DATA.P194DT 4 Port P194 data
|
|
P19DATA.P193DT 3 Port P193 data
|
|
P19DATA.P192DT 2 Port P192 data
|
|
P19DATA.P191DT 1 Port P191 data
|
|
P19DATA.P190DT 0 Port P190 data
|
|
P20DATA 0x00800714 P20 Data Register
|
|
P20DATA.P207DT 7 Port P207 data
|
|
P20DATA.P206DT 6 Port P206 data
|
|
P20DATA.P205DT 5 Port P205 data
|
|
P20DATA.P204DT 4 Port P204 data
|
|
P20DATA.P203DT 3 Port P203 data
|
|
P20DATA.P202DT 2 Port P202 data
|
|
P20DATA.P201DT 1 Port P201 data
|
|
P20DATA.P200DT 0 Port P200 data
|
|
P21DATA 0x00800715 P21 Data Register
|
|
P21DATA.P217DT 7 Port P217 data
|
|
P21DATA.P216DT 6 Port P216 data
|
|
P21DATA.P215DT 5 Port P215 data
|
|
P21DATA.P214DT 4 Port P214 data
|
|
P21DATA.P213DT 3 Port P213 data
|
|
P21DATA.P212DT 2 Port P212 data
|
|
P21DATA.P211DT 1 Port P211 data
|
|
P21DATA.P210DT 0 Port P210 data
|
|
P22DATA 0x00800716 P22 Data Register
|
|
P22DATA.P227DT 7 Port P227 data
|
|
P22DATA.P226DT 6 Port P226 data
|
|
P22DATA.P225DT 5 Port P225 data
|
|
P22DATA.P224DT 4 Port P224 data
|
|
P22DATA.P223DT 3 Port P223 data
|
|
P22DATA.P222DT 2 Port P222 data
|
|
P22DATA.P221DT 1 Port P221 data
|
|
P22DATA.P220DT 0 Port P220 data
|
|
RESERVED00800717 0x00800717 RESERVED
|
|
RESERVED00800718 0x00800718 RESERVED
|
|
RESERVED00800719 0x00800719 RESERVED
|
|
RESERVED0080071A 0x0080071A RESERVED
|
|
RESERVED0080071B 0x0080071B RESERVED
|
|
RESERVED0080071C 0x0080071C RESERVED
|
|
RESERVED0080071D 0x0080071D RESERVED
|
|
RESERVED0080071E 0x0080071E RESERVED
|
|
RESERVED0080071F 0x0080071F RESERVED
|
|
P0DIR 0x00800720 P0 Direction Register
|
|
P0DIR.P07DIR 7 Port P07 direction bit
|
|
P0DIR.P06DIR 6 Port P06 direction bit
|
|
P0DIR.P05DIR 5 Port P05 direction bit
|
|
P0DIR.P04DIR 4 Port P04 direction bit
|
|
P0DIR.P03DIR 3 Port P03 direction bit
|
|
P0DIR.P02DIR 2 Port P02 direction bit
|
|
P0DIR.P01DIR 1 Port P01 direction bit
|
|
P0DIR.P00DIR 0 Port P00 direction bit
|
|
P1DIR 0x00800721 P1 Direction Register
|
|
P1DIR.P17DIR 7 Port P17 direction bit
|
|
P1DIR.P16DIR 6 Port P16 direction bit
|
|
P1DIR.P15DIR 5 Port P15 direction bit
|
|
P1DIR.P14DIR 4 Port P14 direction bit
|
|
P1DIR.P13DIR 3 Port P13 direction bit
|
|
P1DIR.P12DIR 2 Port P12 direction bit
|
|
P1DIR.P11DIR 1 Port P11 direction bit
|
|
P1DIR.P10DIR 0 Port P10 direction bit
|
|
P2DIR 0x00800722 P2 Direction Register
|
|
P2DIR.P27DIR 7 Port P27 direction bit
|
|
P2DIR.P26DIR 6 Port P26 direction bit
|
|
P2DIR.P25DIR 5 Port P25 direction bit
|
|
P2DIR.P24DIR 4 Port P24 direction bit
|
|
P2DIR.P23DIR 3 Port P23 direction bit
|
|
P2DIR.P22DIR 2 Port P22 direction bit
|
|
P2DIR.P21DIR 1 Port P21 direction bit
|
|
P2DIR.P20DIR 0 Port P20 direction bit
|
|
P3DIR 0x00800723 P3 Direction Register
|
|
P3DIR.P37DIR 7 Port P37 direction bit
|
|
P3DIR.P36DIR 6 Port P36 direction bit
|
|
P3DIR.P35DIR 5 Port P35 direction bit
|
|
P3DIR.P34DIR 4 Port P34 direction bit
|
|
P3DIR.P33DIR 3 Port P33 direction bit
|
|
P3DIR.P32DIR 2 Port P32 direction bit
|
|
P3DIR.P31DIR 1 Port P31 direction bit
|
|
P3DIR.P30DIR 0 Port P30 direction bit
|
|
P4DIR 0x00800724 P4 Direction Register
|
|
P4DIR.P47DIR 7 Port P47 direction bit
|
|
P4DIR.P46DIR 6 Port P46 direction bit
|
|
P4DIR.P45DIR 5 Port P45 direction bit
|
|
P4DIR.P44DIR 4 Port P44 direction bit
|
|
P4DIR.P43DIR 3 Port P43 direction bit
|
|
P4DIR.P42DIR 2 Port P42 direction bit
|
|
P4DIR.P41DIR 1 Port P41 direction bit
|
|
P4DIR.P40DIR 0 Port P40 direction bit
|
|
RESERVED00800725 0x00800725 RESERVED
|
|
P6DIR 0x00800726 P6 Direction Register
|
|
P6DIR.P67DIR 7 Port P67 direction bit
|
|
P6DIR.P66DIR 6 Port P66 direction bit
|
|
P6DIR.P65DIR 5 Port P65 direction bit
|
|
P6DIR.P64DIR 4 Port P64 direction bit
|
|
P6DIR.P63DIR 3 Port P63 direction bit
|
|
P6DIR.P62DIR 2 Port P62 direction bit
|
|
P6DIR.P61DIR 1 Port P61 direction bit
|
|
P6DIR.P60DIR 0 Port P60 direction bit
|
|
P7DIR 0x00800727 P7 Direction Register
|
|
P7DIR.P77DIR 7 Port P77 direction bit
|
|
P7DIR.P76DIR 6 Port P76 direction bit
|
|
P7DIR.P75DIR 5 Port P75 direction bit
|
|
P7DIR.P74DIR 4 Port P74 direction bit
|
|
P7DIR.P73DIR 3 Port P73 direction bit
|
|
P7DIR.P72DIR 2 Port P72 direction bit
|
|
P7DIR.P71DIR 1 Port P71 direction bit
|
|
P7DIR.P70DIR 0 Port P70 direction bit
|
|
P8DIR 0x00800728 P8 Direction Register
|
|
P8DIR.P87DIR 7 Port P87 direction bit
|
|
P8DIR.P86DIR 6 Port P86 direction bit
|
|
P8DIR.P85DIR 5 Port P85 direction bit
|
|
P8DIR.P84DIR 4 Port P84 direction bit
|
|
P8DIR.P83DIR 3 Port P83 direction bit
|
|
P8DIR.P82DIR 2 Port P82 direction bit
|
|
P8DIR.P81DIR 1 Port P81 direction bit
|
|
P8DIR.P80DIR 0 Port P80 direction bit
|
|
P9DIR 0x00800729 P9 Direction Register
|
|
P9DIR.P97DIR 7 Port P97 direction bit
|
|
P9DIR.P96DIR 6 Port P96 direction bit
|
|
P9DIR.P95DIR 5 Port P95 direction bit
|
|
P9DIR.P94DIR 4 Port P94 direction bit
|
|
P9DIR.P93DIR 3 Port P93 direction bit
|
|
P9DIR.P92DIR 2 Port P92 direction bit
|
|
P9DIR.P91DIR 1 Port P91 direction bit
|
|
P9DIR.P90DIR 0 Port P90 direction bit
|
|
P10DIR 0x0080072A P10 Direction Register
|
|
P10DIR.P107DIR 7 Port P107 direction bit
|
|
P10DIR.P106DIR 6 Port P106 direction bit
|
|
P10DIR.P105DIR 5 Port P105 direction bit
|
|
P10DIR.P104DIR 4 Port P104 direction bit
|
|
P10DIR.P103DIR 3 Port P103 direction bit
|
|
P10DIR.P102DIR 2 Port P102 direction bit
|
|
P10DIR.P101DIR 1 Port P101 direction bit
|
|
P10DIR.P100DIR 0 Port P100 direction bit
|
|
P11DIR 0x0080072B P11 Direction Register
|
|
P11DIR.P117DIR 7 Port P117 direction bit
|
|
P11DIR.P116DIR 6 Port P116 direction bit
|
|
P11DIR.P115DIR 5 Port P115 direction bit
|
|
P11DIR.P114DIR 4 Port P114 direction bit
|
|
P11DIR.P113DIR 3 Port P113 direction bit
|
|
P11DIR.P112DIR 2 Port P112 direction bit
|
|
P11DIR.P111DIR 1 Port P111 direction bit
|
|
P11DIR.P110DIR 0 Port P110 direction bit
|
|
P12DIR 0x0080072C P12 Direction Register
|
|
P12DIR.P127DIR 7 Port P127 direction bit
|
|
P12DIR.P126DIR 6 Port P126 direction bit
|
|
P12DIR.P125DIR 5 Port P125 direction bit
|
|
P12DIR.P124DIR 4 Port P124 direction bit
|
|
P12DIR.P123DIR 3 Port P123 direction bit
|
|
P12DIR.P122DIR 2 Port P122 direction bit
|
|
P12DIR.P121DIR 1 Port P121 direction bit
|
|
P12DIR.P120DIR 0 Port P120 direction bit
|
|
P13DIR 0x0080072D P13 Direction Register
|
|
P13DIR.P137DIR 7 Port P137 direction bit
|
|
P13DIR.P136DIR 6 Port P136 direction bit
|
|
P13DIR.P135DIR 5 Port P135 direction bit
|
|
P13DIR.P134DIR 4 Port P134 direction bit
|
|
P13DIR.P133DIR 3 Port P133 direction bit
|
|
P13DIR.P132DIR 2 Port P132 direction bit
|
|
P13DIR.P131DIR 1 Port P131 direction bit
|
|
P13DIR.P130DIR 0 Port P130 direction bit
|
|
P14DIR 0x0080072E P14 Direction Register
|
|
P14DIR.P147DIR 7 Port P147 direction bit
|
|
P14DIR.P146DIR 6 Port P146 direction bit
|
|
P14DIR.P145DIR 5 Port P145 direction bit
|
|
P14DIR.P144DIR 4 Port P144 direction bit
|
|
P14DIR.P143DIR 3 Port P143 direction bit
|
|
P14DIR.P142DIR 2 Port P142 direction bit
|
|
P14DIR.P141DIR 1 Port P141 direction bit
|
|
P14DIR.P140DIR 0 Port P140 direction bit
|
|
P15DIR 0x0080072F P15 Direction Register
|
|
P15DIR.P157DIR 7 Port P157 direction bit
|
|
P15DIR.P156DIR 6 Port P156 direction bit
|
|
P15DIR.P155DIR 5 Port P155 direction bit
|
|
P15DIR.P154DIR 4 Port P154 direction bit
|
|
P15DIR.P153DIR 3 Port P153 direction bit
|
|
P15DIR.P152DIR 2 Port P152 direction bit
|
|
P15DIR.P151DIR 1 Port P151 direction bit
|
|
P15DIR.P150DIR 0 Port P150 direction bit
|
|
P16DIR 0x00800730 P16 Direction Register
|
|
P16DIR.P167DIR 7 Port P167 direction bit
|
|
P16DIR.P166DIR 6 Port P166 direction bit
|
|
P16DIR.P165DIR 5 Port P165 direction bit
|
|
P16DIR.P164DIR 4 Port P164 direction bit
|
|
P16DIR.P163DIR 3 Port P163 direction bit
|
|
P16DIR.P162DIR 2 Port P162 direction bit
|
|
P16DIR.P161DIR 1 Port P161 direction bit
|
|
P16DIR.P160DIR 0 Port P160 direction bit
|
|
P17DIR 0x00800731 P17 Direction Register
|
|
P17DIR.P177DIR 7 Port P177 direction bit
|
|
P17DIR.P176DIR 6 Port P176 direction bit
|
|
P17DIR.P175DIR 5 Port P175 direction bit
|
|
P17DIR.P174DIR 4 Port P174 direction bit
|
|
P17DIR.P173DIR 3 Port P173 direction bit
|
|
P17DIR.P172DIR 2 Port P172 direction bit
|
|
P17DIR.P171DIR 1 Port P171 direction bit
|
|
P17DIR.P170DIR 0 Port P170 direction bit
|
|
P18DIR 0x00800732 P18 Direction Register
|
|
P18DIR.P187DIR 7 Port P187 direction bit
|
|
P18DIR.P186DIR 6 Port P186 direction bit
|
|
P18DIR.P185DIR 5 Port P185 direction bit
|
|
P18DIR.P184DIR 4 Port P184 direction bit
|
|
P18DIR.P183DIR 3 Port P183 direction bit
|
|
P18DIR.P182DIR 2 Port P182 direction bit
|
|
P18DIR.P181DIR 1 Port P181 direction bit
|
|
P18DIR.P180DIR 0 Port P180 direction bit
|
|
P19DIR 0x00800733 P19 Direction Register
|
|
P19DIR.P197DIR 7 Port P197 direction bit
|
|
P19DIR.P196DIR 6 Port P196 direction bit
|
|
P19DIR.P195DIR 5 Port P195 direction bit
|
|
P19DIR.P194DIR 4 Port P194 direction bit
|
|
P19DIR.P193DIR 3 Port P193 direction bit
|
|
P19DIR.P192DIR 2 Port P192 direction bit
|
|
P19DIR.P191DIR 1 Port P191 direction bit
|
|
P19DIR.P190DIR 0 Port P190 direction bit
|
|
P20DIR 0x00800734 P20 Direction Register
|
|
P20DIR.P207DIR 7 Port P207 direction bit
|
|
P20DIR.P206DIR 6 Port P206 direction bit
|
|
P20DIR.P205DIR 5 Port P205 direction bit
|
|
P20DIR.P204DIR 4 Port P204 direction bit
|
|
P20DIR.P203DIR 3 Port P203 direction bit
|
|
P20DIR.P202DIR 2 Port P202 direction bit
|
|
P20DIR.P201DIR 1 Port P201 direction bit
|
|
P20DIR.P200DIR 0 Port P200 direction bit
|
|
P21DIR 0x00800735 P21 Direction Register
|
|
P21DIR.P217DIR 7 Port P217 direction bit
|
|
P21DIR.P216DIR 6 Port P216 direction bit
|
|
P21DIR.P215DIR 5 Port P215 direction bit
|
|
P21DIR.P214DIR 4 Port P214 direction bit
|
|
P21DIR.P213DIR 3 Port P213 direction bit
|
|
P21DIR.P212DIR 2 Port P212 direction bit
|
|
P21DIR.P211DIR 1 Port P211 direction bit
|
|
P21DIR.P210DIR 0 Port P210 direction bit
|
|
P22DIR 0x00800736 P22 Direction Register
|
|
P22DIR.P227DIR 7 Port P227 direction bit
|
|
P22DIR.P226DIR 6 Port P226 direction bit
|
|
P22DIR.P225DIR 5 Port P225 direction bit
|
|
P22DIR.P224DIR 4 Port P224 direction bit
|
|
P22DIR.P223DIR 3 Port P223 direction bit
|
|
P22DIR.P222DIR 2 Port P222 direction bit
|
|
P22DIR.P221DIR 1 Port P221 direction bit
|
|
P22DIR.P220DIR 0 Port P220 direction bit
|
|
RESERVED00800737 0x00800737 RESERVED
|
|
RESERVED00800738 0x00800738 RESERVED
|
|
RESERVED00800739 0x00800739 RESERVED
|
|
RESERVED0080073A 0x0080073A RESERVED
|
|
RESERVED0080073B 0x0080073B RESERVED
|
|
RESERVED0080073C 0x0080073C RESERVED
|
|
RESERVED0080073D 0x0080073D RESERVED
|
|
RESERVED0080073E 0x0080073E RESERVED
|
|
RESERVED0080073F 0x0080073F RESERVED
|
|
RESERVED00800740 0x00800740 RESERVED
|
|
RESERVED00800741 0x00800741 RESERVED
|
|
RESERVED00800742 0x00800742 RESERVED
|
|
RESERVED00800743 0x00800743 RESERVED
|
|
RESERVED00800744 0x00800744 RESERVED
|
|
PIEN 0x00800745 Port Input Function Enable Register
|
|
PIEN.PIEN0 15 Port input function enable bit
|
|
P6MOD 0x00800746 P6 Operation Mode Register
|
|
P6MOD.P67MOD 7 Port P67 operation mode
|
|
P6MOD.P66MOD 6 Port P66 operation mode
|
|
P6MOD.P65MOD 5 Port P65 operation mode
|
|
P7MOD 0x00800747 P7 Operation Mode Register
|
|
P7MOD.P77MOD 15 Port P77 operation mode
|
|
P7MOD.P76MOD 14 Port P76 operation mode
|
|
P7MOD.P75MOD 13 Port P75 operation mode
|
|
P7MOD.P74MOD 12 Port P74 operation mode
|
|
P7MOD.P73MOD 11 Port P73 operation mode
|
|
P7MOD.P72MOD 10 Port P72 operation mode
|
|
P7MOD.P71MOD 9 Port P71 operation mode
|
|
P7MOD.P70MOD 8 Port P70 operation mode
|
|
P8MOD 0x00800748 P8 Operation Mode Register
|
|
P8MOD.P87MOD 7 Port P87 operation mode
|
|
P8MOD.P86MOD 6 Port P86 operation mode
|
|
P8MOD.P85MOD 5 Port P85 operation mode
|
|
P8MOD.P84MOD 4 Port P84 operation mode
|
|
P8MOD.P83MOD 3 Port P83 operation mode
|
|
P8MOD.P82MOD 2 Port P82 operation mode
|
|
P9MOD 0x00800749 P9 Operation Mode Register
|
|
P9MOD.P97MOD 15 Port P97 operation mode
|
|
P9MOD.P96MOD 14 Port P96 operation mode
|
|
P9MOD.P95MOD 13 Port P95 operation mode
|
|
P9MOD.P94MOD 12 Port P94 operation mode
|
|
P9MOD.P93MOD 11 Port P93 operation mode
|
|
P10MOD 0x0080074A P10 Operation Mode Register
|
|
P10MOD.P107MOD 7 Port P107 operation mode
|
|
P10MOD.P106MOD 6 Port P106 operation mode
|
|
P10MOD.P105MOD 5 Port P105 operation mode
|
|
P10MOD.P104MOD 4 Port P104 operation mode
|
|
P10MOD.P103MOD 3 Port P103 operation mode
|
|
P10MOD.P102MOD 2 Port P102 operation mode
|
|
P10MOD.P101MOD 1 Port P101 operation mode
|
|
P10MOD.P100MOD 0 Port P100 operation mode
|
|
P11MOD 0x0080074B P11 Operation Mode Register
|
|
P11MOD.P117MOD 15 Port P117 operation mode
|
|
P11MOD.P116MOD 14 Port P116 operation mode
|
|
P11MOD.P115MOD 13 Port P115 operation mode
|
|
P11MOD.P114MOD 12 Port P114 operation mode
|
|
P11MOD.P113MOD 11 Port P113 operation mode
|
|
P11MOD.P112MOD 10 Port P112 operation mode
|
|
P11MOD.P111MOD 9 Port P111 operation mode
|
|
P11MOD.P110MOD 8 Port P110 operation mode
|
|
P12MOD 0x0080074C P12 Operation Mode Register
|
|
P12MOD.P127MOD 7 Port P127 operation mode
|
|
P12MOD.P126MOD 6 Port P126 operation mode
|
|
P12MOD.P125MOD 5 Port P125 operation mode
|
|
P12MOD.P124MOD 4 Port P124 operation mode
|
|
P13MOD 0x0080074D P13 Operation Mode Register
|
|
P13MOD.P137MOD 15 Port P137 operation mode
|
|
P13MOD.P136MOD 14 Port P136 operation mode
|
|
P13MOD.P135MOD 13 Port P135 operation mode
|
|
P13MOD.P134MOD 12 Port P134 operation mode
|
|
P13MOD.P133MOD 11 Port P133 operation mode
|
|
P13MOD.P132MOD 10 Port P132 operation mode
|
|
P13MOD.P131MOD 9 Port P131 operation mode
|
|
P13MOD.P130MOD 8 Port P130 operation mode
|
|
P14MOD 0x0080074E P14 Operation Mode Register
|
|
P14MOD.P147MOD 7 Port P147 operation mode
|
|
P14MOD.P146MOD 6 Port P146 operation mode
|
|
P14MOD.P145MOD 5 Port P145 operation mode
|
|
P14MOD.P144MOD 4 Port P144 operation mode
|
|
P14MOD.P143MOD 3 Port P143 operation mode
|
|
P14MOD.P142MOD 2 Port P142 operation mode
|
|
P14MOD.P141MOD 1 Port P141 operation mode
|
|
P14MOD.P140MOD 0 Port P140 operation mode
|
|
P15MOD 0x0080074F P15 Operation Mode Register
|
|
P15MOD.P157MOD 15 Port P157 operation mode
|
|
P15MOD.P156MOD 14 Port P156 operation mode
|
|
P15MOD.P155MOD 13 Port P155 operation mode
|
|
P15MOD.P154MOD 12 Port P154 operation mode
|
|
P15MOD.P153MOD 11 Port P153 operation mode
|
|
P15MOD.P152MOD 10 Port P152 operation mode
|
|
P15MOD.P151MOD 9 Port P151 operation mode
|
|
P15MOD.P150MOD 8 Port P150 operation mode
|
|
P16MOD 0x00800750 P16 Operation Mode Register
|
|
P16MOD.P167MOD 7 Port P167 operation mode
|
|
P16MOD.P166MOD 6 Port P166 operation mode
|
|
P16MOD.P165MOD 5 Port P165 operation mode
|
|
P16MOD.P164MOD 4 Port P164 operation mode
|
|
P16MOD.P163MOD 3 Port P163 operation mode
|
|
P16MOD.P162MOD 2 Port P162 operation mode
|
|
P16MOD.P161MOD 1 Port P161 operation mode
|
|
P16MOD.P160MOD 0 Port P160 operation mode
|
|
P17MOD 0x00800751 P17 Operation Mode Register
|
|
P17MOD.P177MOD 15 Port P177 operation mode
|
|
P17MOD.P176MOD 14 Port P176 operation mode
|
|
P17MOD.P175MOD 13 Port P175 operation mode
|
|
P17MOD.P174MOD 12 Port P174 operation mode
|
|
P18MOD 0x00800752 P18 Operation Mode Register
|
|
P18MOD.P187MOD 7 Port P187 operation mode
|
|
P18MOD.P186MOD 6 Port P186 operation mode
|
|
P18MOD.P185MOD 5 Port P185 operation mode
|
|
P18MOD.P184MOD 4 Port P184 operation mode
|
|
P18MOD.P183MOD 3 Port P183 operation mode
|
|
P18MOD.P182MOD 2 Port P182 operation mode
|
|
P18MOD.P181MOD 1 Port P181 operation mode
|
|
P18MOD.P180MOD 0 Port P180 operation mode
|
|
P19MOD 0x00800753 P19 Operation Mode Register
|
|
P19MOD.P197MOD 15 Port P197 operation mode
|
|
P19MOD.P196MOD 14 Port P196 operation mode
|
|
P19MOD.P195MOD 13 Port P195 operation mode
|
|
P19MOD.P194MOD 12 Port P194 operation mode
|
|
P19MOD.P193MOD 11 Port P193 operation mode
|
|
P19MOD.P192MOD 10 Port P192 operation mode
|
|
P19MOD.P191MOD 9 Port P191 operation mode
|
|
P19MOD.P190MOD 8 Port P190 operation mode
|
|
P20MOD 0x00800754 P20 Operation Mode Register
|
|
P20MOD.P203MOD 3 Port P203 operation mode
|
|
P20MOD.P202MOD 2 Port P202 operation mode
|
|
P20MOD.P201MOD 1 Port P201 operation mode
|
|
P20MOD.P200MOD 0 Port P200 operation mode
|
|
P21MOD 0x00800755 P21 Operation Mode Register
|
|
P21MOD.P217MOD 15 Port P217 operation mode
|
|
P21MOD.P216MOD 14 Port P216 operation mode
|
|
P21MOD.P215MOD 13 Port P215 operation mode
|
|
P21MOD.P214MOD 12 Port P214 operation mode
|
|
P21MOD.P213MOD 11 Port P213 operation mode
|
|
P21MOD.P212MOD 10 Port P212 operation mode
|
|
P21MOD.P211MOD 9 Port P211 operation mode
|
|
P21MOD.P210MOD 8 Port P210 operation mode
|
|
P22MOD 0x00800756 P22 Operation Mode Register
|
|
P22MOD.P225MOD 5 Port P225 operation mode
|
|
P22MOD.P224MOD 4 Port P224 operation mode
|
|
P22MOD.P220MOD 0 Port P220 operation mode
|
|
RESERVED00800757 0x00800757 RESERVED
|
|
RESERVED00800758 0x00800758 RESERVED
|
|
RESERVED00800759 0x00800759 RESERVED
|
|
RESERVED0080075A 0x0080075A RESERVED
|
|
RESERVED0080075B 0x0080075B RESERVED
|
|
RESERVED0080075C 0x0080075C RESERVED
|
|
RESERVED0080075D 0x0080075D RESERVED
|
|
RESERVED0080075E 0x0080075E RESERVED
|
|
RESERVED0080075F 0x0080075F RESERVED
|
|
RESERVED00800760 0x00800760 RESERVED
|
|
RESERVED00800761 0x00800761 RESERVED
|
|
RESERVED00800762 0x00800762 RESERVED
|
|
RESERVED00800763 0x00800763 RESERVED
|
|
RESERVED00800764 0x00800764 RESERVED
|
|
RESERVED00800765 0x00800765 RESERVED
|
|
RESERVED00800766 0x00800766 RESERVED
|
|
RESERVED00800767 0x00800767 RESERVED
|
|
RESERVED00800768 0x00800768 RESERVED
|
|
RESERVED00800769 0x00800769 RESERVED
|
|
RESERVED0080076A 0x0080076A RESERVED
|
|
RESERVED0080076B 0x0080076B RESERVED
|
|
RESERVED0080076C 0x0080076C RESERVED
|
|
RESERVED0080076D 0x0080076D RESERVED
|
|
RESERVED0080076E 0x0080076E RESERVED
|
|
RESERVED0080076F 0x0080076F RESERVED
|
|
RESERVED00800770 0x00800770 RESERVED
|
|
RESERVED00800771 0x00800771 RESERVED
|
|
RESERVED00800772 0x00800772 RESERVED
|
|
RESERVED00800773 0x00800773 RESERVED
|
|
RESERVED00800774 0x00800774 RESERVED
|
|
RESERVED00800775 0x00800775 RESERVED
|
|
RESERVED00800776 0x00800776 RESERVED
|
|
RESERVED00800777 0x00800777 RESERVED
|
|
RESERVED00800778 0x00800778 RESERVED
|
|
RESERVED00800779 0x00800779 RESERVED
|
|
RESERVED0080077A 0x0080077A RESERVED
|
|
RESERVED0080077B 0x0080077B RESERVED
|
|
RESERVED0080077C 0x0080077C RESERVED
|
|
RESERVED0080077D 0x0080077D RESERVED
|
|
RESERVED0080077E 0x0080077E RESERVED
|
|
BUSMODC 0x0080077F Bus Mode Control Register
|
|
BUSMODC.BUSMOD 15 Bus mode control
|
|
RESERVED00800780 0x00800780 RESERVED
|
|
RESERVED00800781 0x00800781 RESERVED
|
|
RESERVED00800782 0x00800782 RESERVED
|
|
RESERVED00800783 0x00800783 RESERVED
|
|
RESERVED00800784 0x00800784 RESERVED
|
|
RESERVED00800785 0x00800785 RESERVED
|
|
RESERVED00800786 0x00800786 RESERVED
|
|
RESERVED00800787 0x00800787 RESERVED
|
|
RESERVED00800788 0x00800788 RESERVED
|
|
RESERVED00800789 0x00800789 RESERVED
|
|
RESERVED0080078A 0x0080078A RESERVED
|
|
RESERVED0080078B 0x0080078B RESERVED
|
|
TID0CT 0x0080078C TID0 Counter
|
|
TID0CT.TID0CT_15 15
|
|
TID0CT.TID0CT_14 14
|
|
TID0CT.TID0CT_13 13
|
|
TID0CT.TID0CT_12 12
|
|
TID0CT.TID0CT_11 11
|
|
TID0CT.TID0CT_10 10
|
|
TID0CT.TID0CT_9 9
|
|
TID0CT.TID0CT_8 8
|
|
TID0CT.TID0CT_7 7
|
|
TID0CT.TID0CT_6 6
|
|
TID0CT.TID0CT_5 5
|
|
TID0CT.TID0CT_4 4
|
|
TID0CT.TID0CT_3 3
|
|
TID0CT.TID0CT_2 2
|
|
TID0CT.TID0CT_1 1
|
|
TID0CT.TID0CT_0 0
|
|
TID0RL 0x0080078E TID0 Reload Register
|
|
TID0RL.TID0RL_15 15
|
|
TID0RL.TID0RL_14 14
|
|
TID0RL.TID0RL_13 13
|
|
TID0RL.TID0RL_12 12
|
|
TID0RL.TID0RL_11 11
|
|
TID0RL.TID0RL_10 10
|
|
TID0RL.TID0RL_9 9
|
|
TID0RL.TID0RL_8 8
|
|
TID0RL.TID0RL_7 7
|
|
TID0RL.TID0RL_6 6
|
|
TID0RL.TID0RL_5 5
|
|
TID0RL.TID0RL_4 4
|
|
TID0RL.TID0RL_3 3
|
|
TID0RL.TID0RL_2 2
|
|
TID0RL.TID0RL_1 1
|
|
TID0RL.TID0RL_0 0
|
|
TOD00CT 0x00800790 TOD0_0 Counter
|
|
TOD00CT.TOD00CT_15 15
|
|
TOD00CT.TOD00CT_14 14
|
|
TOD00CT.TOD00CT_13 13
|
|
TOD00CT.TOD00CT_12 12
|
|
TOD00CT.TOD00CT_11 11
|
|
TOD00CT.TOD00CT_10 10
|
|
TOD00CT.TOD00CT_9 9
|
|
TOD00CT.TOD00CT_8 8
|
|
TOD00CT.TOD00CT_7 7
|
|
TOD00CT.TOD00CT_6 6
|
|
TOD00CT.TOD00CT_5 5
|
|
TOD00CT.TOD00CT_4 4
|
|
TOD00CT.TOD00CT_3 3
|
|
TOD00CT.TOD00CT_2 2
|
|
TOD00CT.TOD00CT_1 1
|
|
TOD00CT.TOD00CT_0 0
|
|
RESERVED00800792 0x00800792 RESERVED
|
|
RESERVED00800793 0x00800793 RESERVED
|
|
TOD00RL1 0x00800794 TOD0_0 Reload 1 Register
|
|
TOD00RL1.TOD00RL1_15 15
|
|
TOD00RL1.TOD00RL1_14 14
|
|
TOD00RL1.TOD00RL1_13 13
|
|
TOD00RL1.TOD00RL1_12 12
|
|
TOD00RL1.TOD00RL1_11 11
|
|
TOD00RL1.TOD00RL1_10 10
|
|
TOD00RL1.TOD00RL1_9 9
|
|
TOD00RL1.TOD00RL1_8 8
|
|
TOD00RL1.TOD00RL1_7 7
|
|
TOD00RL1.TOD00RL1_6 6
|
|
TOD00RL1.TOD00RL1_5 5
|
|
TOD00RL1.TOD00RL1_4 4
|
|
TOD00RL1.TOD00RL1_3 3
|
|
TOD00RL1.TOD00RL1_2 2
|
|
TOD00RL1.TOD00RL1_1 1
|
|
TOD00RL1.TOD00RL1_0 0
|
|
TOD00RL0 0x00800796 TOD0_0 Reload 0 Register
|
|
TOD00RL0.TOD00RL0_15 15
|
|
TOD00RL0.TOD00RL0_14 14
|
|
TOD00RL0.TOD00RL0_13 13
|
|
TOD00RL0.TOD00RL0_12 12
|
|
TOD00RL0.TOD00RL0_11 11
|
|
TOD00RL0.TOD00RL0_10 10
|
|
TOD00RL0.TOD00RL0_9 9
|
|
TOD00RL0.TOD00RL0_8 8
|
|
TOD00RL0.TOD00RL0_7 7
|
|
TOD00RL0.TOD00RL0_6 6
|
|
TOD00RL0.TOD00RL0_5 5
|
|
TOD00RL0.TOD00RL0_4 4
|
|
TOD00RL0.TOD00RL0_3 3
|
|
TOD00RL0.TOD00RL0_2 2
|
|
TOD00RL0.TOD00RL0_1 1
|
|
TOD00RL0.TOD00RL0_0 0
|
|
TOD01CT 0x00800798 TOD0_1 Counter
|
|
TOD01CT.TOD01CT_15 15
|
|
TOD01CT.TOD01CT_14 14
|
|
TOD01CT.TOD01CT_13 13
|
|
TOD01CT.TOD01CT_12 12
|
|
TOD01CT.TOD01CT_11 11
|
|
TOD01CT.TOD01CT_10 10
|
|
TOD01CT.TOD01CT_9 9
|
|
TOD01CT.TOD01CT_8 8
|
|
TOD01CT.TOD01CT_7 7
|
|
TOD01CT.TOD01CT_6 6
|
|
TOD01CT.TOD01CT_5 5
|
|
TOD01CT.TOD01CT_4 4
|
|
TOD01CT.TOD01CT_3 3
|
|
TOD01CT.TOD01CT_2 2
|
|
TOD01CT.TOD01CT_1 1
|
|
TOD01CT.TOD01CT_0 0
|
|
RESERVED0080079A 0x0080079A RESERVED
|
|
RESERVED0080079B 0x0080079B RESERVED
|
|
TOD01RL1 0x0080079C TOD0_1 Reload 1 Register
|
|
TOD01RL1.TOD01RL1_15 15
|
|
TOD01RL1.TOD01RL1_14 14
|
|
TOD01RL1.TOD01RL1_13 13
|
|
TOD01RL1.TOD01RL1_12 12
|
|
TOD01RL1.TOD01RL1_11 11
|
|
TOD01RL1.TOD01RL1_10 10
|
|
TOD01RL1.TOD01RL1_9 9
|
|
TOD01RL1.TOD01RL1_8 8
|
|
TOD01RL1.TOD01RL1_7 7
|
|
TOD01RL1.TOD01RL1_6 6
|
|
TOD01RL1.TOD01RL1_5 5
|
|
TOD01RL1.TOD01RL1_4 4
|
|
TOD01RL1.TOD01RL1_3 3
|
|
TOD01RL1.TOD01RL1_2 2
|
|
TOD01RL1.TOD01RL1_1 1
|
|
TOD01RL1.TOD01RL1_0 0
|
|
TOD01RL0 0x0080079E TOD0_1 Reload 0 Register
|
|
TOD01RL0.TOD01RL0_15 15
|
|
TOD01RL0.TOD01RL0_14 14
|
|
TOD01RL0.TOD01RL0_13 13
|
|
TOD01RL0.TOD01RL0_12 12
|
|
TOD01RL0.TOD01RL0_11 11
|
|
TOD01RL0.TOD01RL0_10 10
|
|
TOD01RL0.TOD01RL0_9 9
|
|
TOD01RL0.TOD01RL0_8 8
|
|
TOD01RL0.TOD01RL0_7 7
|
|
TOD01RL0.TOD01RL0_6 6
|
|
TOD01RL0.TOD01RL0_5 5
|
|
TOD01RL0.TOD01RL0_4 4
|
|
TOD01RL0.TOD01RL0_3 3
|
|
TOD01RL0.TOD01RL0_2 2
|
|
TOD01RL0.TOD01RL0_1 1
|
|
TOD01RL0.TOD01RL0_0 0
|
|
TOD02CT 0x008007A0 TOD0_2 Counter
|
|
TOD02CT.TOD02CT_15 15
|
|
TOD02CT.TOD02CT_14 14
|
|
TOD02CT.TOD02CT_13 13
|
|
TOD02CT.TOD02CT_12 12
|
|
TOD02CT.TOD02CT_11 11
|
|
TOD02CT.TOD02CT_10 10
|
|
TOD02CT.TOD02CT_9 9
|
|
TOD02CT.TOD02CT_8 8
|
|
TOD02CT.TOD02CT_7 7
|
|
TOD02CT.TOD02CT_6 6
|
|
TOD02CT.TOD02CT_5 5
|
|
TOD02CT.TOD02CT_4 4
|
|
TOD02CT.TOD02CT_3 3
|
|
TOD02CT.TOD02CT_2 2
|
|
TOD02CT.TOD02CT_1 1
|
|
TOD02CT.TOD02CT_0 0
|
|
RESERVED008007A2 0x008007A2 RESERVED
|
|
RESERVED008007A3 0x008007A3 RESERVED
|
|
TOD02RL1 0x008007A4 TOD0_2 Reload 1 Register
|
|
TOD02RL1.TOD02RL1_15 15
|
|
TOD02RL1.TOD02RL1_14 14
|
|
TOD02RL1.TOD02RL1_13 13
|
|
TOD02RL1.TOD02RL1_12 12
|
|
TOD02RL1.TOD02RL1_11 11
|
|
TOD02RL1.TOD02RL1_10 10
|
|
TOD02RL1.TOD02RL1_9 9
|
|
TOD02RL1.TOD02RL1_8 8
|
|
TOD02RL1.TOD02RL1_7 7
|
|
TOD02RL1.TOD02RL1_6 6
|
|
TOD02RL1.TOD02RL1_5 5
|
|
TOD02RL1.TOD02RL1_4 4
|
|
TOD02RL1.TOD02RL1_3 3
|
|
TOD02RL1.TOD02RL1_2 2
|
|
TOD02RL1.TOD02RL1_1 1
|
|
TOD02RL1.TOD02RL1_0 0
|
|
TOD02RL0 0x008007A6 TOD0_2 Reload 0 Register
|
|
TOD02RL0.TOD02RL0_15 15
|
|
TOD02RL0.TOD02RL0_14 14
|
|
TOD02RL0.TOD02RL0_13 13
|
|
TOD02RL0.TOD02RL0_12 12
|
|
TOD02RL0.TOD02RL0_11 11
|
|
TOD02RL0.TOD02RL0_10 10
|
|
TOD02RL0.TOD02RL0_9 9
|
|
TOD02RL0.TOD02RL0_8 8
|
|
TOD02RL0.TOD02RL0_7 7
|
|
TOD02RL0.TOD02RL0_6 6
|
|
TOD02RL0.TOD02RL0_5 5
|
|
TOD02RL0.TOD02RL0_4 4
|
|
TOD02RL0.TOD02RL0_3 3
|
|
TOD02RL0.TOD02RL0_2 2
|
|
TOD02RL0.TOD02RL0_1 1
|
|
TOD02RL0.TOD02RL0_0 0
|
|
TOD03CT 0x008007A8 TOD0_3 Counter
|
|
TOD03CT.TOD03CT_15 15
|
|
TOD03CT.TOD03CT_14 14
|
|
TOD03CT.TOD03CT_13 13
|
|
TOD03CT.TOD03CT_12 12
|
|
TOD03CT.TOD03CT_11 11
|
|
TOD03CT.TOD03CT_10 10
|
|
TOD03CT.TOD03CT_9 9
|
|
TOD03CT.TOD03CT_8 8
|
|
TOD03CT.TOD03CT_7 7
|
|
TOD03CT.TOD03CT_6 6
|
|
TOD03CT.TOD03CT_5 5
|
|
TOD03CT.TOD03CT_4 4
|
|
TOD03CT.TOD03CT_3 3
|
|
TOD03CT.TOD03CT_2 2
|
|
TOD03CT.TOD03CT_1 1
|
|
TOD03CT.TOD03CT_0 0
|
|
RESERVED008007AA 0x008007AA RESERVED
|
|
RESERVED008007AB 0x008007AB RESERVED
|
|
TOD03RL1 0x008007AC TOD0_3 Reload 1 Register
|
|
TOD03RL1.TOD03RL1_15 15
|
|
TOD03RL1.TOD03RL1_14 14
|
|
TOD03RL1.TOD03RL1_13 13
|
|
TOD03RL1.TOD03RL1_12 12
|
|
TOD03RL1.TOD03RL1_11 11
|
|
TOD03RL1.TOD03RL1_10 10
|
|
TOD03RL1.TOD03RL1_9 9
|
|
TOD03RL1.TOD03RL1_8 8
|
|
TOD03RL1.TOD03RL1_7 7
|
|
TOD03RL1.TOD03RL1_6 6
|
|
TOD03RL1.TOD03RL1_5 5
|
|
TOD03RL1.TOD03RL1_4 4
|
|
TOD03RL1.TOD03RL1_3 3
|
|
TOD03RL1.TOD03RL1_2 2
|
|
TOD03RL1.TOD03RL1_1 1
|
|
TOD03RL1.TOD03RL1_0 0
|
|
TOD03RL0 0x008007AE TOD0_3 Reload 0 Register
|
|
TOD03RL0.TOD03RL0_15 15
|
|
TOD03RL0.TOD03RL0_14 14
|
|
TOD03RL0.TOD03RL0_13 13
|
|
TOD03RL0.TOD03RL0_12 12
|
|
TOD03RL0.TOD03RL0_11 11
|
|
TOD03RL0.TOD03RL0_10 10
|
|
TOD03RL0.TOD03RL0_9 9
|
|
TOD03RL0.TOD03RL0_8 8
|
|
TOD03RL0.TOD03RL0_7 7
|
|
TOD03RL0.TOD03RL0_6 6
|
|
TOD03RL0.TOD03RL0_5 5
|
|
TOD03RL0.TOD03RL0_4 4
|
|
TOD03RL0.TOD03RL0_3 3
|
|
TOD03RL0.TOD03RL0_2 2
|
|
TOD03RL0.TOD03RL0_1 1
|
|
TOD03RL0.TOD03RL0_0 0
|
|
TOD04CT 0x008007B0 TOD0_4 Counter
|
|
TOD04CT.TOD04CT_15 15
|
|
TOD04CT.TOD04CT_14 14
|
|
TOD04CT.TOD04CT_13 13
|
|
TOD04CT.TOD04CT_12 12
|
|
TOD04CT.TOD04CT_11 11
|
|
TOD04CT.TOD04CT_10 10
|
|
TOD04CT.TOD04CT_9 9
|
|
TOD04CT.TOD04CT_8 8
|
|
TOD04CT.TOD04CT_7 7
|
|
TOD04CT.TOD04CT_6 6
|
|
TOD04CT.TOD04CT_5 5
|
|
TOD04CT.TOD04CT_4 4
|
|
TOD04CT.TOD04CT_3 3
|
|
TOD04CT.TOD04CT_2 2
|
|
TOD04CT.TOD04CT_1 1
|
|
TOD04CT.TOD04CT_0 0
|
|
RESERVED008007B2 0x008007B2 RESERVED
|
|
RESERVED008007B3 0x008007B3 RESERVED
|
|
TOD04RL1 0x008007B4 TOD0_4 Reload 1 Register
|
|
TOD04RL1.TOD04RL1_15 15
|
|
TOD04RL1.TOD04RL1_14 14
|
|
TOD04RL1.TOD04RL1_13 13
|
|
TOD04RL1.TOD04RL1_12 12
|
|
TOD04RL1.TOD04RL1_11 11
|
|
TOD04RL1.TOD04RL1_10 10
|
|
TOD04RL1.TOD04RL1_9 9
|
|
TOD04RL1.TOD04RL1_8 8
|
|
TOD04RL1.TOD04RL1_7 7
|
|
TOD04RL1.TOD04RL1_6 6
|
|
TOD04RL1.TOD04RL1_5 5
|
|
TOD04RL1.TOD04RL1_4 4
|
|
TOD04RL1.TOD04RL1_3 3
|
|
TOD04RL1.TOD04RL1_2 2
|
|
TOD04RL1.TOD04RL1_1 1
|
|
TOD04RL1.TOD04RL1_0 0
|
|
TOD04RL0 0x008007B6 TOD0_4 Reload 0 Register
|
|
TOD04RL0.TOD04RL0_15 15
|
|
TOD04RL0.TOD04RL0_14 14
|
|
TOD04RL0.TOD04RL0_13 13
|
|
TOD04RL0.TOD04RL0_12 12
|
|
TOD04RL0.TOD04RL0_11 11
|
|
TOD04RL0.TOD04RL0_10 10
|
|
TOD04RL0.TOD04RL0_9 9
|
|
TOD04RL0.TOD04RL0_8 8
|
|
TOD04RL0.TOD04RL0_7 7
|
|
TOD04RL0.TOD04RL0_6 6
|
|
TOD04RL0.TOD04RL0_5 5
|
|
TOD04RL0.TOD04RL0_4 4
|
|
TOD04RL0.TOD04RL0_3 3
|
|
TOD04RL0.TOD04RL0_2 2
|
|
TOD04RL0.TOD04RL0_1 1
|
|
TOD04RL0.TOD04RL0_0 0
|
|
TOD05CT 0x008007B8 TOD0_5 Counter
|
|
TOD05CT.TOD05CT_15 15
|
|
TOD05CT.TOD05CT_14 14
|
|
TOD05CT.TOD05CT_13 13
|
|
TOD05CT.TOD05CT_12 12
|
|
TOD05CT.TOD05CT_11 11
|
|
TOD05CT.TOD05CT_10 10
|
|
TOD05CT.TOD05CT_9 9
|
|
TOD05CT.TOD05CT_8 8
|
|
TOD05CT.TOD05CT_7 7
|
|
TOD05CT.TOD05CT_6 6
|
|
TOD05CT.TOD05CT_5 5
|
|
TOD05CT.TOD05CT_4 4
|
|
TOD05CT.TOD05CT_3 3
|
|
TOD05CT.TOD05CT_2 2
|
|
TOD05CT.TOD05CT_1 1
|
|
TOD05CT.TOD05CT_0 0
|
|
RESERVED008007BA 0x008007BA RESERVED
|
|
RESERVED008007BB 0x008007BB RESERVED
|
|
TOD05RL1 0x008007BC TOD0_5 Reload 1 Register
|
|
TOD05RL1.TOD05RL1_15 15
|
|
TOD05RL1.TOD05RL1_14 14
|
|
TOD05RL1.TOD05RL1_13 13
|
|
TOD05RL1.TOD05RL1_12 12
|
|
TOD05RL1.TOD05RL1_11 11
|
|
TOD05RL1.TOD05RL1_10 10
|
|
TOD05RL1.TOD05RL1_9 9
|
|
TOD05RL1.TOD05RL1_8 8
|
|
TOD05RL1.TOD05RL1_7 7
|
|
TOD05RL1.TOD05RL1_6 6
|
|
TOD05RL1.TOD05RL1_5 5
|
|
TOD05RL1.TOD05RL1_4 4
|
|
TOD05RL1.TOD05RL1_3 3
|
|
TOD05RL1.TOD05RL1_2 2
|
|
TOD05RL1.TOD05RL1_1 1
|
|
TOD05RL1.TOD05RL1_0 0
|
|
TOD05RL0 0x008007BE TOD0_5 Reload 0 Register
|
|
TOD05RL0.TOD05RL0_15 15
|
|
TOD05RL0.TOD05RL0_14 14
|
|
TOD05RL0.TOD05RL0_13 13
|
|
TOD05RL0.TOD05RL0_12 12
|
|
TOD05RL0.TOD05RL0_11 11
|
|
TOD05RL0.TOD05RL0_10 10
|
|
TOD05RL0.TOD05RL0_9 9
|
|
TOD05RL0.TOD05RL0_8 8
|
|
TOD05RL0.TOD05RL0_7 7
|
|
TOD05RL0.TOD05RL0_6 6
|
|
TOD05RL0.TOD05RL0_5 5
|
|
TOD05RL0.TOD05RL0_4 4
|
|
TOD05RL0.TOD05RL0_3 3
|
|
TOD05RL0.TOD05RL0_2 2
|
|
TOD05RL0.TOD05RL0_1 1
|
|
TOD05RL0.TOD05RL0_0 0
|
|
TOD06CT 0x008007C0 TOD0_6 Counter
|
|
TOD06CT.TOD06CT_15 15
|
|
TOD06CT.TOD06CT_14 14
|
|
TOD06CT.TOD06CT_13 13
|
|
TOD06CT.TOD06CT_12 12
|
|
TOD06CT.TOD06CT_11 11
|
|
TOD06CT.TOD06CT_10 10
|
|
TOD06CT.TOD06CT_9 9
|
|
TOD06CT.TOD06CT_8 8
|
|
TOD06CT.TOD06CT_7 7
|
|
TOD06CT.TOD06CT_6 6
|
|
TOD06CT.TOD06CT_5 5
|
|
TOD06CT.TOD06CT_4 4
|
|
TOD06CT.TOD06CT_3 3
|
|
TOD06CT.TOD06CT_2 2
|
|
TOD06CT.TOD06CT_1 1
|
|
TOD06CT.TOD06CT_0 0
|
|
RESERVED008007C2 0x008007C2 RESERVED
|
|
RESERVED008007C3 0x008007C3 RESERVED
|
|
TOD06RL1 0x008007C4 TOD0_6 Reload 1 Register
|
|
TOD06RL1.TOD06RL1_15 15
|
|
TOD06RL1.TOD06RL1_14 14
|
|
TOD06RL1.TOD06RL1_13 13
|
|
TOD06RL1.TOD06RL1_12 12
|
|
TOD06RL1.TOD06RL1_11 11
|
|
TOD06RL1.TOD06RL1_10 10
|
|
TOD06RL1.TOD06RL1_9 9
|
|
TOD06RL1.TOD06RL1_8 8
|
|
TOD06RL1.TOD06RL1_7 7
|
|
TOD06RL1.TOD06RL1_6 6
|
|
TOD06RL1.TOD06RL1_5 5
|
|
TOD06RL1.TOD06RL1_4 4
|
|
TOD06RL1.TOD06RL1_3 3
|
|
TOD06RL1.TOD06RL1_2 2
|
|
TOD06RL1.TOD06RL1_1 1
|
|
TOD06RL1.TOD06RL1_0 0
|
|
TOD06RL0 0x008007C6 TOD0_6 Reload 0 Register
|
|
TOD06RL0.TOD06RL0_15 15
|
|
TOD06RL0.TOD06RL0_14 14
|
|
TOD06RL0.TOD06RL0_13 13
|
|
TOD06RL0.TOD06RL0_12 12
|
|
TOD06RL0.TOD06RL0_11 11
|
|
TOD06RL0.TOD06RL0_10 10
|
|
TOD06RL0.TOD06RL0_9 9
|
|
TOD06RL0.TOD06RL0_8 8
|
|
TOD06RL0.TOD06RL0_7 7
|
|
TOD06RL0.TOD06RL0_6 6
|
|
TOD06RL0.TOD06RL0_5 5
|
|
TOD06RL0.TOD06RL0_4 4
|
|
TOD06RL0.TOD06RL0_3 3
|
|
TOD06RL0.TOD06RL0_2 2
|
|
TOD06RL0.TOD06RL0_1 1
|
|
TOD06RL0.TOD06RL0_0 0
|
|
TOD07CT 0x008007C8 TOD0_7 Counter
|
|
TOD07CT.TOD07CT_15 15
|
|
TOD07CT.TOD07CT_14 14
|
|
TOD07CT.TOD07CT_13 13
|
|
TOD07CT.TOD07CT_12 12
|
|
TOD07CT.TOD07CT_11 11
|
|
TOD07CT.TOD07CT_10 10
|
|
TOD07CT.TOD07CT_9 9
|
|
TOD07CT.TOD07CT_8 8
|
|
TOD07CT.TOD07CT_7 7
|
|
TOD07CT.TOD07CT_6 6
|
|
TOD07CT.TOD07CT_5 5
|
|
TOD07CT.TOD07CT_4 4
|
|
TOD07CT.TOD07CT_3 3
|
|
TOD07CT.TOD07CT_2 2
|
|
TOD07CT.TOD07CT_1 1
|
|
TOD07CT.TOD07CT_0 0
|
|
RESERVED008007CA 0x008007CA RESERVED
|
|
RESERVED008007CB 0x008007CB RESERVED
|
|
TOD07RL1 0x008007CC TOD0_7 Reload 1 Register
|
|
TOD07RL1.TOD07RL1_15 15
|
|
TOD07RL1.TOD07RL1_14 14
|
|
TOD07RL1.TOD07RL1_13 13
|
|
TOD07RL1.TOD07RL1_12 12
|
|
TOD07RL1.TOD07RL1_11 11
|
|
TOD07RL1.TOD07RL1_10 10
|
|
TOD07RL1.TOD07RL1_9 9
|
|
TOD07RL1.TOD07RL1_8 8
|
|
TOD07RL1.TOD07RL1_7 7
|
|
TOD07RL1.TOD07RL1_6 6
|
|
TOD07RL1.TOD07RL1_5 5
|
|
TOD07RL1.TOD07RL1_4 4
|
|
TOD07RL1.TOD07RL1_3 3
|
|
TOD07RL1.TOD07RL1_2 2
|
|
TOD07RL1.TOD07RL1_1 1
|
|
TOD07RL1.TOD07RL1_0 0
|
|
TOD07RL0 0x008007CE TOD0_7 Reload 0 Register
|
|
TOD07RL0.TOD07RL0_15 15
|
|
TOD07RL0.TOD07RL0_14 14
|
|
TOD07RL0.TOD07RL0_13 13
|
|
TOD07RL0.TOD07RL0_12 12
|
|
TOD07RL0.TOD07RL0_11 11
|
|
TOD07RL0.TOD07RL0_10 10
|
|
TOD07RL0.TOD07RL0_9 9
|
|
TOD07RL0.TOD07RL0_8 8
|
|
TOD07RL0.TOD07RL0_7 7
|
|
TOD07RL0.TOD07RL0_6 6
|
|
TOD07RL0.TOD07RL0_5 5
|
|
TOD07RL0.TOD07RL0_4 4
|
|
TOD07RL0.TOD07RL0_3 3
|
|
TOD07RL0.TOD07RL0_2 2
|
|
TOD07RL0.TOD07RL0_1 1
|
|
TOD07RL0.TOD07RL0_0 0
|
|
PRS3 0x008007D0 Prescaler Register 3
|
|
PRS3.PRS3_7 7
|
|
PRS3.PRS3_6 6
|
|
PRS3.PRS3_5 5
|
|
PRS3.PRS3_4 4
|
|
PRS3.PRS3_3 3
|
|
PRS3.PRS3_2 2
|
|
PRS3.PRS3_1 1
|
|
PRS3.PRS3_0 0
|
|
TID0PRS3EN 0x008007D1 TID0 Control & Prescaler 3 Enable Register
|
|
TID0PRS3EN.PRS3EN 15 Prescaler 3 enable
|
|
TID0PRS3EN.TID0CEN 11 TID0 count enable
|
|
TID0PRS3EN.TID0M_10 10 TID0 operation mode selection
|
|
TID0PRS3EN.TID0M_9 9 TID0 operation mode selection
|
|
TOD0IMA 0x008007D2 TOD0 Interrupt Mask Register
|
|
TOD0IMA.TOD00IMA 7 TOD0_0 interrupt mask
|
|
TOD0IMA.TOD01IMA 6 TOD0_1 interrupt mask
|
|
TOD0IMA.TOD02IMA 5 TOD0_2 interrupt mask
|
|
TOD0IMA.TOD03IMA 4 TOD0_3 interrupt mask
|
|
TOD0IMA.TOD04IMA 3 TOD0_4 interrupt mask
|
|
TOD0IMA.TOD05IMA 2 TOD0_5 interrupt mask
|
|
TOD0IMA.TOD06IMA 1 TOD0_6 interrupt mask
|
|
TOD0IMA.TOD07IMA 0 TOD0_7 interrupt mask
|
|
TOD0IST 0x008007D3 TOD0 Interrupt Status Register
|
|
TOD0IST.TOD00IST 15 TOD0_0 interrupt status
|
|
TOD0IST.TOD01IST 14 TOD0_1 interrupt status
|
|
TOD0IST.TOD02IST 13 TOD0_2 interrupt status
|
|
TOD0IST.TOD03IST 12 TOD0_3 interrupt status
|
|
TOD0IST.TOD04IST 11 TOD0_4 interrupt status
|
|
TOD0IST.TOD05IST 10 TOD0_5 interrupt status
|
|
TOD0IST.TOD06IST 9 TOD0_6 interrupt status
|
|
TOD0IST.TOD07IST 8 TOD0_7 interrupt status
|
|
RESERVED008007D4 0x008007D4 RESERVED
|
|
FFP2 0x008007D5 F/F Protect Register 2
|
|
FFP2.FP28 15 F/F28 protect
|
|
FFP2.FP27 14 F/F27 protect
|
|
FFP2.FP26 13 F/F26 protect
|
|
FFP2.FP25 12 F/F25 protect
|
|
FFP2.FP24 11 F/F24 protect
|
|
FFP2.FP23 10 F/F23 protect
|
|
FFP2.FP22 9 F/F22 protect
|
|
FFP2.FP21 8 F/F21 protect
|
|
RESERVED008007D6 0x008007D6 RESERVED
|
|
FFD2 0x008007D7 F/F Data Register 2
|
|
FFD2.FD28 15 F/F28 output data
|
|
FFD2.FD27 14 F/F27 output data
|
|
FFD2.FD26 13 F/F26 output data
|
|
FFD2.FD25 12 F/F25 output data
|
|
FFD2.FD24 11 F/F24 output data
|
|
FFD2.FD23 10 F/F23 output data
|
|
FFD2.FD22 9 F/F22 output data
|
|
FFD2.FD21 8 F/F21 output data
|
|
RESERVED008007D8 0x008007D8 RESERVED
|
|
RESERVED008007D9 0x008007D9 RESERVED
|
|
TOD0CR 0x008007DA TOD0 Control Register
|
|
TOD0CR.TOD07M_15 15 TOD0_7 operation mode selection
|
|
TOD0CR.TOD07M_14 14 TOD0_7 operation mode selection
|
|
TOD0CR.TOD06M_13 13 TOD0_6 operation mode selection
|
|
TOD0CR.TOD06M_12 12 TOD0_6 operation mode selection
|
|
TOD0CR.TOD05M_11 11 TOD0_5 operation mode selection
|
|
TOD0CR.TOD05M_10 10 TOD0_5 operation mode selection
|
|
TOD0CR.TOD04M_9 9 TOD0_4 operation mode selection
|
|
TOD0CR.TOD04M_8 8 TOD0_4 operation mode selection
|
|
TOD0CR.TOD03M_7 7 TOD0_3 operation mode selection
|
|
TOD0CR.TOD03M_6 6 TOD0_3 operation mode selection
|
|
TOD0CR.TOD02M_5 5 TOD0_2 operation mode selection
|
|
TOD0CR.TOD02M_4 4 TOD0_2 operation mode selection
|
|
TOD0CR.TOD01M_3 3 TOD0_1 operation mode selection
|
|
TOD0CR.TOD01M_2 2 TOD0_1 operation mode selection
|
|
TOD0CR.TOD00M_1 1 TOD0_0 operation mode selection
|
|
TOD0CR.TOD00M_0 0 TOD0_0 operation mode selection
|
|
RESERVED008007DC 0x008007DC RESERVED
|
|
TOD0PRO 0x008007DD TOD0 Enable Protect Register
|
|
TOD0PRO.TOD07PRO 15 TOD0_7 enable protect
|
|
TOD0PRO.TOD06PRO 14 TOD0_6 enable protect
|
|
TOD0PRO.TOD05PRO 13 TOD0_5 enable protect
|
|
TOD0PRO.TOD04PRO 12 TOD0_4 enable protect
|
|
TOD0PRO.TOD03PRO 11 TOD0_3 enable protect
|
|
TOD0PRO.TOD02PRO 10 TOD0_2 enable protect
|
|
TOD0PRO.TOD01PRO 9 TOD0_1 enable protect
|
|
TOD0PRO.TOD00PRO 8 TOD0_0 enable protect
|
|
RESERVED00807DE 0x008007DE RESERVED
|
|
TOD0CEN 0x008007DF TOD0 Count Enable Register
|
|
TOD0CEN.TOD07CEN 15 TOD0_7 count enable
|
|
TOD0CEN.TOD06CEN 14 TOD0_6 count enable
|
|
TOD0CEN.TOD05CEN 13 TOD0_5 count enable
|
|
TOD0CEN.TOD04CEN 12 TOD0_4 count enable
|
|
TOD0CEN.TOD03CEN 11 TOD0_3 count enable
|
|
TOD0CEN.TOD02CEN 10 TOD0_2 count enable
|
|
TOD0CEN.TOD01CEN 9 TOD0_1 count enable
|
|
TOD0CEN.TOD00CEN 8 TOD0_0 count enable
|
|
FMOD 0x008007E0 Flash Mode Register
|
|
FMOD.FPMOD 7 External FP pin status
|
|
FSTAT1 0x008007E1 Flash Status Register 1
|
|
FSTAT1.FSTAT 15 Ready/Busy status
|
|
FCNT1 0x008007E2 Flash Control Register 1
|
|
FCNT1.FEMMOD 7 Virtual flash emulation mode
|
|
FCNT1.FENTRY 3 Flash mode entry
|
|
FCNT2 0x008007E3 Flash Control Register 2
|
|
FCNT2.FPROT 15 Unlock
|
|
FCNT3 0x008007E4 Flash Control Register 3
|
|
FCNT3.FELEVEL 7 Raise erase margin
|
|
FCNT4 0x008007E5 Flash Control Register 4
|
|
FCNT4.FRESET 15 Reset flash
|
|
RESERVED008007E6 0x008007E6 RESERVED
|
|
RESERVED008007E7 0x008007E7 RESERVED
|
|
FELBANK0 0x008007E8 Pseudo-flash L Bank Register 0
|
|
FELBANK0.LBANKAD_14 14 L bank address bit 14
|
|
FELBANK0.LBANKAD_13 13 L bank address bit 13
|
|
FELBANK0.LBANKAD_12 12 L bank address bit 12
|
|
FELBANK0.LBANKAD_11 11 L bank address bit 11
|
|
FELBANK0.LBANKAD_10 10 L bank address bit 10
|
|
FELBANK0.LBANKAD_9 9 L bank address bit 9
|
|
FELBANK0.LBANKAD_8 8 L bank address bit 8
|
|
FELBANK0.MODENL 0 Virtual flash emulation enable
|
|
FELBANK1 0x008007EA Pseudo-flash L Bank Register 1
|
|
FELBANK1.LBANKAD_14 14 L bank address bit 14
|
|
FELBANK1.LBANKAD_13 13 L bank address bit 13
|
|
FELBANK1.LBANKAD_12 12 L bank address bit 12
|
|
FELBANK1.LBANKAD_11 11 L bank address bit 11
|
|
FELBANK1.LBANKAD_10 10 L bank address bit 10
|
|
FELBANK1.LBANKAD_9 9 L bank address bit 9
|
|
FELBANK1.LBANKAD_8 8 L bank address bit 8
|
|
FELBANK1.MODENL 0 Virtual flash emulation enable
|
|
FELBANK2 0x008007EC Pseudo-flash L Bank Register 2
|
|
FELBANK2.LBANKAD_14 14 L bank address bit 14
|
|
FELBANK2.LBANKAD_13 13 L bank address bit 13
|
|
FELBANK2.LBANKAD_12 12 L bank address bit 12
|
|
FELBANK2.LBANKAD_11 11 L bank address bit 11
|
|
FELBANK2.LBANKAD_10 10 L bank address bit 10
|
|
FELBANK2.LBANKAD_9 9 L bank address bit 9
|
|
FELBANK2.LBANKAD_8 8 L bank address bit 8
|
|
FELBANK2.MODENL 0 Virtual flash emulation enable
|
|
FELBANK3 0x008007EE Pseudo-flash L Bank Register 3
|
|
FELBANK3.LBANKAD_14 14 L bank address bit 14
|
|
FELBANK3.LBANKAD_13 13 L bank address bit 13
|
|
FELBANK3.LBANKAD_12 12 L bank address bit 12
|
|
FELBANK3.LBANKAD_11 11 L bank address bit 11
|
|
FELBANK3.LBANKAD_10 10 L bank address bit 10
|
|
FELBANK3.LBANKAD_9 9 L bank address bit 9
|
|
FELBANK3.LBANKAD_8 8 L bank address bit 8
|
|
FELBANK3.MODENL 0 Virtual flash emulation enable
|
|
FESBANK0 0x008007F0 Pseudo-flash S Bank Register 0
|
|
FESBANK0.SBANKAD_14 14 S bank address bit 14
|
|
FESBANK0.SBANKAD_13 13 S bank address bit 13
|
|
FESBANK0.SBANKAD_12 12 S bank address bit 12
|
|
FESBANK0.SBANKAD_11 11 S bank address bit 11
|
|
FESBANK0.SBANKAD_10 10 S bank address bit 10
|
|
FESBANK0.SBANKAD_9 9 S bank address bit 9
|
|
FESBANK0.SBANKAD_8 8 S bank address bit 8
|
|
FESBANK0.MODENS 0 Virtual flash emulation enable
|
|
FESBANK1 0x008007F2 Pseudo-flash S Bank Register 1
|
|
FESBANK1.SBANKAD_14 14 S bank address bit 14
|
|
FESBANK1.SBANKAD_13 13 S bank address bit 13
|
|
FESBANK1.SBANKAD_12 12 S bank address bit 12
|
|
FESBANK1.SBANKAD_11 11 S bank address bit 11
|
|
FESBANK1.SBANKAD_10 10 S bank address bit 10
|
|
FESBANK1.SBANKAD_9 9 S bank address bit 9
|
|
FESBANK1.SBANKAD_8 8 S bank address bit 8
|
|
FESBANK1.MODENS 0 Virtual flash emulation enable
|
|
SI45STAT 0x00800A00 SIO45 Interrupt Status Register
|
|
SI45STAT.IRQR5 3 SIO5 receive interrupt request status bit
|
|
SI45STAT.IRQT5 2 SIO5 transmit-finished interrupt request status bit
|
|
SI45STAT.IRQR4 1 SIO4 receive interrupt request status bit
|
|
SI45STAT.IRQT4 0 SIO4 transmit-finished interrupt request status bit
|
|
SI45MASK 0x00800A01 SIO45 Interrupt Mask Register
|
|
SI45MASK.R5MASK 11 SIO5 receive interrupt mask bit
|
|
SI45MASK.T5MASK 10 SIO5 transmit interrupt mask bit
|
|
SI45MASK.R4MASK 9 SIO4 receive interrupt mask bit
|
|
SI45MASK.T4MASK 8 SIO4 transmit interrupt mask bit
|
|
SI45SEL 0x00800A02 SIO45 Receive Interrupt Cause Select Register
|
|
SI45SEL.ISR5 5 SIO5 receive interrupt cause select bit
|
|
SI45SEL.ISR4 4 SIO4 receive interrupt cause select bit
|
|
RESERVED00800A03 0x00800A03 RESERVED
|
|
RESERVED00800A04 0x00800A04 RESERVED
|
|
RESERVED00800A05 0x00800A05 RESERVED
|
|
RESERVED00800A06 0x00800A06 RESERVED
|
|
RESERVED00800A07 0x00800A07 RESERVED
|
|
RESERVED00800A08 0x00800A08 RESERVED
|
|
RESERVED00800A09 0x00800A09 RESERVED
|
|
RESERVED00800A0A 0x00800A0A RESERVED
|
|
RESERVED00800A0B 0x00800A0B RESERVED
|
|
RESERVED00800A0C 0x00800A0C RESERVED
|
|
RESERVED00800A0D 0x00800A0D RESERVED
|
|
RESERVED00800A0E 0x00800A0E RESERVED
|
|
RESERVED00800A0F 0x00800A0F RESERVED
|
|
S4TCNT 0x00800A10 SIO4 Transmit Control Register
|
|
S4TCNT.TEN 7 Transmit enable bit
|
|
S4TCNT.TBE 6 Transmit buffer empty bit
|
|
S4TCNT.TSTAT 5 Transmit status bit
|
|
S4TCNT.CDIV_3 3 BRG count source select bit
|
|
S4TCNT.CDIV_2 2 BRG count source select bit
|
|
S4MOD 0x00800A11 SIO4 Transmit/Receive Mode Register
|
|
S4MOD.SEN 15 Sleep select bit, UART mode only
|
|
S4MOD.PEN 14 Parity enable bit, UART mode only
|
|
S4MOD.PSEL 13 Parity odd/even select bit, UART mode only
|
|
S4MOD.STB 12 Stop bit length select bit, UART mode only
|
|
S4MOD.CKS 11 Internal/external clock select bit
|
|
S4MOD.SMOD_10 10 Serial I/O mode select bit
|
|
S4MOD.SMOD_9 9 Serial I/O mode select bit
|
|
S4MOD.SMOD_8 8 Serial I/O mode select bit
|
|
S4TXB 0x00800A12 SIO4 Transmit Buffer Register
|
|
S4TXB.TDATA_15 15 Transmit data bit 15
|
|
S4TXB.TDATA_14 14 Transmit data bit 14
|
|
S4TXB.TDATA_13 13 Transmit data bit 13
|
|
S4TXB.TDATA_12 12 Transmit data bit 12
|
|
S4TXB.TDATA_11 11 Transmit data bit 11
|
|
S4TXB.TDATA_10 10 Transmit data bit 10
|
|
S4TXB.TDATA_9 9 Transmit data bit 9
|
|
S4TXB.TDATA_8 8 Transmit data bit 8
|
|
S4TXB.TDATA_7 7 Transmit data bit 7
|
|
S4RXB 0x00800A14 SIO4 Receive Buffer Register
|
|
S4RXB.RDATA_15 15 Receive data bit 15
|
|
S4RXB.RDATA_14 14 Receive data bit 14
|
|
S4RXB.RDATA_13 13 Receive data bit 13
|
|
S4RXB.RDATA_12 12 Receive data bit 12
|
|
S4RXB.RDATA_11 11 Receive data bit 11
|
|
S4RXB.RDATA_10 10 Receive data bit 10
|
|
S4RXB.RDATA_9 9 Receive data bit 9
|
|
S4RXB.RDATA_8 8 Receive data bit 8
|
|
S4RXB.RDATA_7 7 Receive data bit 7
|
|
S4RCNT 0x00800A16 SIO4 Receive Control Register
|
|
S4RCNT.ERS 7 Error sum bit
|
|
S4RCNT.FLM 6 Framing error bit, UART mode only
|
|
S4RCNT.PTY 5 Parity error bit, UART mode only
|
|
S4RCNT.OVR 4 Overrun error bit
|
|
S4RCNT.REN 3 Receive enable bit
|
|
S4RCNT.RFIN 2 Receive completed bit
|
|
S4RCNT.RSTAT 1 Receive status bit
|
|
S4BAUR 0x00800A17 SIO4 Baud Rate Register
|
|
S4BAUR.BRG_15 15 Baud rate divide value bit 15
|
|
S4BAUR.BRG_14 14 Baud rate divide value bit 14
|
|
S4BAUR.BRG_13 13 Baud rate divide value bit 13
|
|
S4BAUR.BRG_12 12 Baud rate divide value bit 12
|
|
S4BAUR.BRG_11 11 Baud rate divide value bit 11
|
|
S4BAUR.BRG_10 10 Baud rate divide value bit 10
|
|
S4BAUR.BRG_9 9 Baud rate divide value bit 9
|
|
S4BAUR.BRG_8 8 Baud rate divide value bit 8
|
|
RESERVED00800A18 0x00800A18 RESERVED
|
|
RESERVED00800A19 0x00800A19 RESERVED
|
|
RESERVED00800A1A 0x00800A1A RESERVED
|
|
RESERVED00800A1B 0x00800A1B RESERVED
|
|
RESERVED00800A1C 0x00800A1C RESERVED
|
|
RESERVED00800A1D 0x00800A1D RESERVED
|
|
RESERVED00800A1E 0x00800A1E RESERVED
|
|
RESERVED00800A1F 0x00800A1F RESERVED
|
|
S5TCNT 0x00800A20 SIO5 Transmit Control Register
|
|
S5TCNT.TEN 7 Transmit enable bit
|
|
S5TCNT.TBE 6 Transmit buffer empty bit
|
|
S5TCNT.TSTAT 5 Transmit status bit
|
|
S5TCNT.CDIV_3 3 BRG count source select bit
|
|
S5TCNT.CDIV_2 2 BRG count source select bit
|
|
S5MOD 0x00800A21 SIO5 Transmit/Receive Mode Register
|
|
S5MOD.SEN 15 Sleep select bit, UART mode only
|
|
S5MOD.PEN 14 Parity enable bit, UART mode only
|
|
S5MOD.PSEL 13 Parity odd/even select bit, UART mode only
|
|
S5MOD.STB 12 Stop bit length select bit, UART mode only
|
|
S5MOD.CKS 11 Internal/external clock select bit
|
|
S5MOD.SMOD_10 10 Serial I/O mode select bit
|
|
S5MOD.SMOD_9 9 Serial I/O mode select bit
|
|
S5MOD.SMOD_8 8 Serial I/O mode select bit
|
|
S5TXB 0x00800A22 SIO5 Transmit Buffer Register
|
|
S5TXB.TDATA_15 15 Transmit data bit 15
|
|
S5TXB.TDATA_14 14 Transmit data bit 14
|
|
S5TXB.TDATA_13 13 Transmit data bit 13
|
|
S5TXB.TDATA_12 12 Transmit data bit 12
|
|
S5TXB.TDATA_11 11 Transmit data bit 11
|
|
S5TXB.TDATA_10 10 Transmit data bit 10
|
|
S5TXB.TDATA_9 9 Transmit data bit 9
|
|
S5TXB.TDATA_8 8 Transmit data bit 8
|
|
S5TXB.TDATA_7 7 Transmit data bit 7
|
|
S5RXB 0x00800A24 SIO5 Receive Buffer Register
|
|
S5RXB.RDATA_15 15 Receive data bit 15
|
|
S5RXB.RDATA_14 14 Receive data bit 14
|
|
S5RXB.RDATA_13 13 Receive data bit 13
|
|
S5RXB.RDATA_12 12 Receive data bit 12
|
|
S5RXB.RDATA_11 11 Receive data bit 11
|
|
S5RXB.RDATA_10 10 Receive data bit 10
|
|
S5RXB.RDATA_9 9 Receive data bit 9
|
|
S5RXB.RDATA_8 8 Receive data bit 8
|
|
S5RXB.RDATA_7 7 Receive data bit 7
|
|
S5RCNT 0x00800A26 SIO5 Receive Control Register
|
|
S5RCNT.ERS 7 Error sum bit
|
|
S5RCNT.FLM 6 Framing error bit, UART mode only
|
|
S5RCNT.PTY 5 Parity error bit, UART mode only
|
|
S5RCNT.OVR 4 Overrun error bit
|
|
S5RCNT.REN 3 Receive enable bit
|
|
S5RCNT.RFIN 2 Receive completed bit
|
|
S5RCNT.RSTAT 1 Receive status bit
|
|
S5BAUR 0x00800A27 SIO5 Baud Rate Register
|
|
S5BAUR.BRG_15 15 Baud rate divide value bit 15
|
|
S5BAUR.BRG_14 14 Baud rate divide value bit 14
|
|
S5BAUR.BRG_13 13 Baud rate divide value bit 13
|
|
S5BAUR.BRG_12 12 Baud rate divide value bit 12
|
|
S5BAUR.BRG_11 11 Baud rate divide value bit 11
|
|
S5BAUR.BRG_10 10 Baud rate divide value bit 10
|
|
S5BAUR.BRG_9 9 Baud rate divide value bit 9
|
|
S5BAUR.BRG_8 8 Baud rate divide value bit 8
|
|
AD1SIM0 0x00800A80 A-D1 Single Mode Register 0
|
|
AD1SIM0.AD1SSTT 7 A-D1 conversion start
|
|
AD1SIM0.AD1SSTP 6 A-D1 conversion stop
|
|
AD1SIM0.AD1SCMP 5 A-D1 conversion/comparate completed
|
|
AD1SIM0.AD1SREQ 4 Interrupt request
|
|
AD1SIM0.AD1SSEL 3 A-D1 conversion start trigger selection
|
|
AD1SIM0.AD1STRG 2 A-D1 hardware trigger selection
|
|
AD1SIM1 0x00800A81 A-D1 Single Mode Register 1
|
|
AD1SIM1.AN1SEL_15 15 Analog input pin selection
|
|
AD1SIM1.AN1SEL_14 14 Analog input pin selection
|
|
AD1SIM1.AN1SEL_13 13 Analog input pin selection
|
|
AD1SIM1.AN1SEL_12 12 Analog input pin selection
|
|
AD1SIM1.AD1SSPD 9 A-D1 conversion rate selection
|
|
AD1SIM1.AD1SMSL 8 A-D1 conversion mode selection
|
|
RESERVED00800A82 0x00800A82 RESERVED
|
|
RESERVED00800A83 0x00800A83 RESERVED
|
|
AD1SCM0 0x00800A84 A-D1 Scan Mode Register 0
|
|
AD1SCM0.AD1CSTT 7 A-D1 conversion start
|
|
AD1SCM0.AD1CSTP 6 A-D1 conversion stop
|
|
AD1SCM0.AD1CCMP 5 A-D1 conversion completed
|
|
AD1SCM0.AD1CREQ 4 Interrupt request selection
|
|
AD1SCM0.AD1CSEL 3 A-D1 conversion start trigger selection
|
|
AD1SCM0.AD1CTRG 2 A-D1 hardware trigger selection
|
|
AD1SCM0.AD1CMSL 1 A-D1 scan mode selection
|
|
AD1SCM1 0x00800A85 A-D1 Scan Mode Register 1
|
|
AD1SCM1.AN1SCAN_15 15 A-D1 scan loop selection
|
|
AD1SCM1.AN1SCAN_14 14 A-D1 scan loop selection
|
|
AD1SCM1.AN1SCAN_13 13 A-D1 scan loop selection
|
|
AD1SCM1.AN1SCAN_12 12 A-D1 scan loop selection
|
|
AD1SCM1.AD1CSPD 9 A-D1 conversion rate selection
|
|
RESERVED00800A86 0x00800A86 RESERVED
|
|
RESERVED00800A87 0x00800A87 RESERVED
|
|
AD1SAR 0x00800A88 A-D1 Successive Approximation Register
|
|
AD1SAR.AD1SAR_15 15 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_14 14 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_13 13 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_12 12 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_11 11 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_10 10 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_9 9 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_8 8 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_7 7 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_6 6 A-D1 successive approximation value/comparison value
|
|
RESERVED00800A8A 0x00800A8A RESERVED
|
|
RESERVED00800A8B 0x00800A8B RESERVED
|
|
AD1CMP 0x00800A8C A-D1 Comparate Data Register
|
|
AD1CMP.AD1CMP15 15 A-D1 comparate result flag bit 15
|
|
AD1CMP.AD1CMP14 14 A-D1 comparate result flag bit 14
|
|
AD1CMP.AD1CMP13 13 A-D1 comparate result flag bit 13
|
|
AD1CMP.AD1CMP12 12 A-D1 comparate result flag bit 12
|
|
AD1CMP.AD1CMP11 11 A-D1 comparate result flag bit 11
|
|
AD1CMP.AD1CMP10 10 A-D1 comparate result flag bit 10
|
|
AD1CMP.AD1CMP9 9 A-D1 comparate result flag bit 9
|
|
AD1CMP.AD1CMP8 8 A-D1 comparate result flag bit 8
|
|
AD1CMP.AD1CMP7 7 A-D1 comparate result flag bit 7
|
|
AD1CMP.AD1CMP6 6 A-D1 comparate result flag bit 6
|
|
AD1CMP.AD1CMP5 5 A-D1 comparate result flag bit 5
|
|
AD1CMP.AD1CMP4 4 A-D1 comparate result flag bit 4
|
|
AD1CMP.AD1CMP3 3 A-D1 comparate result flag bit 3
|
|
AD1CMP.AD1CMP2 2 A-D1 comparate result flag bit 2
|
|
AD1CMP.AD1CMP1 1 A-D1 comparate result flag bit 1
|
|
AD1CMP.AD1CMP0 0 A-D1 comparate result flag bit 0
|
|
RESERVED00800A8E 0x00800A8E RESERVED
|
|
RESERVED00800A8F 0x00800A8F RESERVED
|
|
AD1DT0 0x00800A90 10-bit A-D1 Data Register 0
|
|
AD1DT0.AD1DT0_15 15 A-D1 data bit 15
|
|
AD1DT0.AD1DT0_14 14 A-D1 data bit 14
|
|
AD1DT0.AD1DT0_13 13 A-D1 data bit 13
|
|
AD1DT0.AD1DT0_12 12 A-D1 data bit 12
|
|
AD1DT0.AD1DT0_11 11 A-D1 data bit 11
|
|
AD1DT0.AD1DT0_10 10 A-D1 data bit 10
|
|
AD1DT0.AD1DT0_9 9 A-D1 data bit 9
|
|
AD1DT0.AD1DT0_8 8 A-D1 data bit 8
|
|
AD1DT0.AD1DT0_7 7 A-D1 data bit 7
|
|
AD1DT0.AD1DT0_6 6 A-D1 data bit 6
|
|
AD1DT1 0x00800A92 10-bit A-D1 Data Register 1
|
|
AD1DT1.AD1DT1_15 15 A-D1 data bit 15
|
|
AD1DT1.AD1DT1_14 14 A-D1 data bit 14
|
|
AD1DT1.AD1DT1_13 13 A-D1 data bit 13
|
|
AD1DT1.AD1DT1_12 12 A-D1 data bit 12
|
|
AD1DT1.AD1DT1_11 11 A-D1 data bit 11
|
|
AD1DT1.AD1DT1_10 10 A-D1 data bit 10
|
|
AD1DT1.AD1DT1_9 9 A-D1 data bit 9
|
|
AD1DT1.AD1DT1_8 8 A-D1 data bit 8
|
|
AD1DT1.AD1DT1_7 7 A-D1 data bit 7
|
|
AD1DT1.AD1DT1_6 6 A-D1 data bit 6
|
|
AD1DT2 0x00800A94 10-bit A-D1 Data Register 2
|
|
AD1DT2.AD1DT2_15 15 A-D1 data bit 15
|
|
AD1DT2.AD1DT2_14 14 A-D1 data bit 14
|
|
AD1DT2.AD1DT2_13 13 A-D1 data bit 13
|
|
AD1DT2.AD1DT2_12 12 A-D1 data bit 12
|
|
AD1DT2.AD1DT2_11 11 A-D1 data bit 11
|
|
AD1DT2.AD1DT2_10 10 A-D1 data bit 10
|
|
AD1DT2.AD1DT2_9 9 A-D1 data bit 9
|
|
AD1DT2.AD1DT2_8 8 A-D1 data bit 8
|
|
AD1DT2.AD1DT2_7 7 A-D1 data bit 7
|
|
AD1DT2.AD1DT2_6 6 A-D1 data bit 6
|
|
AD1DT3 0x00800A96 10-bit A-D1 Data Register 3
|
|
AD1DT3.AD1DT3_15 15 A-D1 data bit 15
|
|
AD1DT3.AD1DT3_14 14 A-D1 data bit 14
|
|
AD1DT3.AD1DT3_13 13 A-D1 data bit 13
|
|
AD1DT3.AD1DT3_12 12 A-D1 data bit 12
|
|
AD1DT3.AD1DT3_11 11 A-D1 data bit 11
|
|
AD1DT3.AD1DT3_10 10 A-D1 data bit 10
|
|
AD1DT3.AD1DT3_9 9 A-D1 data bit 9
|
|
AD1DT3.AD1DT3_8 8 A-D1 data bit 8
|
|
AD1DT3.AD1DT3_7 7 A-D1 data bit 7
|
|
AD1DT3.AD1DT3_6 6 A-D1 data bit 6
|
|
AD1DT4 0x00800A98 10-bit A-D1 Data Register 4
|
|
AD1DT4.AD1DT4_15 15 A-D1 data bit 15
|
|
AD1DT4.AD1DT4_14 14 A-D1 data bit 14
|
|
AD1DT4.AD1DT4_13 13 A-D1 data bit 13
|
|
AD1DT4.AD1DT4_12 12 A-D1 data bit 12
|
|
AD1DT4.AD1DT4_11 11 A-D1 data bit 11
|
|
AD1DT4.AD1DT4_10 10 A-D1 data bit 10
|
|
AD1DT4.AD1DT4_9 9 A-D1 data bit 9
|
|
AD1DT4.AD1DT4_8 8 A-D1 data bit 8
|
|
AD1DT4.AD1DT4_7 7 A-D1 data bit 7
|
|
AD1DT4.AD1DT4_6 6 A-D1 data bit 6
|
|
AD1DT5 0x00800A9A 10-bit A-D1 Data Register 5
|
|
AD1DT5.AD1DT5_15 15 A-D1 data bit 15
|
|
AD1DT5.AD1DT5_14 14 A-D1 data bit 14
|
|
AD1DT5.AD1DT5_13 13 A-D1 data bit 13
|
|
AD1DT5.AD1DT5_12 12 A-D1 data bit 12
|
|
AD1DT5.AD1DT5_11 11 A-D1 data bit 11
|
|
AD1DT5.AD1DT5_10 10 A-D1 data bit 10
|
|
AD1DT5.AD1DT5_9 9 A-D1 data bit 9
|
|
AD1DT5.AD1DT5_8 8 A-D1 data bit 8
|
|
AD1DT5.AD1DT5_7 7 A-D1 data bit 7
|
|
AD1DT5.AD1DT5_6 6 A-D1 data bit 6
|
|
AD1DT6 0x00800A9C 10-bit A-D1 Data Register 6
|
|
AD1DT6.AD1DT6_15 15 A-D1 data bit 15
|
|
AD1DT6.AD1DT6_14 14 A-D1 data bit 14
|
|
AD1DT6.AD1DT6_13 13 A-D1 data bit 13
|
|
AD1DT6.AD1DT6_12 12 A-D1 data bit 12
|
|
AD1DT6.AD1DT6_11 11 A-D1 data bit 11
|
|
AD1DT6.AD1DT6_10 10 A-D1 data bit 10
|
|
AD1DT6.AD1DT6_9 9 A-D1 data bit 9
|
|
AD1DT6.AD1DT6_8 8 A-D1 data bit 8
|
|
AD1DT6.AD1DT6_7 7 A-D1 data bit 7
|
|
AD1DT6.AD1DT6_6 6 A-D1 data bit 6
|
|
AD1DT7 0x00800A9E 10-bit A-D1 Data Register 7
|
|
AD1DT7.AD1DT7_15 15 A-D1 data bit 15
|
|
AD1DT7.AD1DT7_14 14 A-D1 data bit 14
|
|
AD1DT7.AD1DT7_13 13 A-D1 data bit 13
|
|
AD1DT7.AD1DT7_12 12 A-D1 data bit 12
|
|
AD1DT7.AD1DT7_11 11 A-D1 data bit 11
|
|
AD1DT7.AD1DT7_10 10 A-D1 data bit 10
|
|
AD1DT7.AD1DT7_9 9 A-D1 data bit 9
|
|
AD1DT7.AD1DT7_8 8 A-D1 data bit 8
|
|
AD1DT7.AD1DT7_7 7 A-D1 data bit 7
|
|
AD1DT7.AD1DT7_6 6 A-D1 data bit 6
|
|
AD1DT8 0x00800AA0 10-bit A-D1 Data Register 8
|
|
AD1DT8.AD1DT8_15 15 A-D1 data bit 15
|
|
AD1DT8.AD1DT8_14 14 A-D1 data bit 14
|
|
AD1DT8.AD1DT8_13 13 A-D1 data bit 13
|
|
AD1DT8.AD1DT8_12 12 A-D1 data bit 12
|
|
AD1DT8.AD1DT8_11 11 A-D1 data bit 11
|
|
AD1DT8.AD1DT8_10 10 A-D1 data bit 10
|
|
AD1DT8.AD1DT8_9 9 A-D1 data bit 9
|
|
AD1DT8.AD1DT8_8 8 A-D1 data bit 8
|
|
AD1DT8.AD1DT8_7 7 A-D1 data bit 7
|
|
AD1DT8.AD1DT8_6 6 A-D1 data bit 6
|
|
AD1DT9 0x00800AA2 10-bit A-D1 Data Register 9
|
|
AD1DT9.AD1DT9_15 15 A-D1 data bit 15
|
|
AD1DT9.AD1DT9_14 14 A-D1 data bit 14
|
|
AD1DT9.AD1DT9_13 13 A-D1 data bit 13
|
|
AD1DT9.AD1DT9_12 12 A-D1 data bit 12
|
|
AD1DT9.AD1DT9_11 11 A-D1 data bit 11
|
|
AD1DT9.AD1DT9_10 10 A-D1 data bit 10
|
|
AD1DT9.AD1DT9_9 9 A-D1 data bit 9
|
|
AD1DT9.AD1DT9_8 8 A-D1 data bit 8
|
|
AD1DT9.AD1DT9_7 7 A-D1 data bit 7
|
|
AD1DT9.AD1DT9_6 6 A-D1 data bit 6
|
|
AD1DT10 0x00800AA4 10-bit A-D1 Data Register 10
|
|
AD1DT10.AD1DT10_15 15 A-D1 data bit 15
|
|
AD1DT10.AD1DT10_14 14 A-D1 data bit 14
|
|
AD1DT10.AD1DT10_13 13 A-D1 data bit 13
|
|
AD1DT10.AD1DT10_12 12 A-D1 data bit 12
|
|
AD1DT10.AD1DT10_11 11 A-D1 data bit 11
|
|
AD1DT10.AD1DT10_10 10 A-D1 data bit 10
|
|
AD1DT10.AD1DT10_9 9 A-D1 data bit 9
|
|
AD1DT10.AD1DT10_8 8 A-D1 data bit 8
|
|
AD1DT10.AD1DT10_7 7 A-D1 data bit 7
|
|
AD1DT10.AD1DT10_6 6 A-D1 data bit 6
|
|
AD1DT11 0x00800AA6 10-bit A-D1 Data Register 11
|
|
AD1DT11.AD1DT11_15 15 A-D1 data bit 15
|
|
AD1DT11.AD1DT11_14 14 A-D1 data bit 14
|
|
AD1DT11.AD1DT11_13 13 A-D1 data bit 13
|
|
AD1DT11.AD1DT11_12 12 A-D1 data bit 12
|
|
AD1DT11.AD1DT11_11 11 A-D1 data bit 11
|
|
AD1DT11.AD1DT11_10 10 A-D1 data bit 10
|
|
AD1DT11.AD1DT11_9 9 A-D1 data bit 9
|
|
AD1DT11.AD1DT11_8 8 A-D1 data bit 8
|
|
AD1DT11.AD1DT11_7 7 A-D1 data bit 7
|
|
AD1DT11.AD1DT11_6 6 A-D1 data bit 6
|
|
AD1DT12 0x00800AA8 10-bit A-D1 Data Register 12
|
|
AD1DT12.AD1DT12_15 15 A-D1 data bit 15
|
|
AD1DT12.AD1DT12_14 14 A-D1 data bit 14
|
|
AD1DT12.AD1DT12_13 13 A-D1 data bit 13
|
|
AD1DT12.AD1DT12_12 12 A-D1 data bit 12
|
|
AD1DT12.AD1DT12_11 11 A-D1 data bit 11
|
|
AD1DT12.AD1DT12_10 10 A-D1 data bit 10
|
|
AD1DT12.AD1DT12_9 9 A-D1 data bit 9
|
|
AD1DT12.AD1DT12_8 8 A-D1 data bit 8
|
|
AD1DT12.AD1DT12_7 7 A-D1 data bit 7
|
|
AD1DT12.AD1DT12_6 6 A-D1 data bit 6
|
|
AD1DT13 0x00800AAA 10-bit A-D1 Data Register 13
|
|
AD1DT13.AD1DT13_15 15 A-D1 data bit 15
|
|
AD1DT13.AD1DT13_14 14 A-D1 data bit 14
|
|
AD1DT13.AD1DT13_13 13 A-D1 data bit 13
|
|
AD1DT13.AD1DT13_12 12 A-D1 data bit 12
|
|
AD1DT13.AD1DT13_11 11 A-D1 data bit 11
|
|
AD1DT13.AD1DT13_10 10 A-D1 data bit 10
|
|
AD1DT13.AD1DT13_9 9 A-D1 data bit 9
|
|
AD1DT13.AD1DT13_8 8 A-D1 data bit 8
|
|
AD1DT13.AD1DT13_7 7 A-D1 data bit 7
|
|
AD1DT13.AD1DT13_6 6 A-D1 data bit 6
|
|
AD1DT14 0x00800AAC 10-bit A-D1 Data Register 14
|
|
AD1DT14.AD1DT14_15 15 A-D1 data bit 15
|
|
AD1DT14.AD1DT14_14 14 A-D1 data bit 14
|
|
AD1DT14.AD1DT14_13 13 A-D1 data bit 13
|
|
AD1DT14.AD1DT14_12 12 A-D1 data bit 12
|
|
AD1DT14.AD1DT14_11 11 A-D1 data bit 11
|
|
AD1DT14.AD1DT14_10 10 A-D1 data bit 10
|
|
AD1DT14.AD1DT14_9 9 A-D1 data bit 9
|
|
AD1DT14.AD1DT14_8 8 A-D1 data bit 8
|
|
AD1DT14.AD1DT14_7 7 A-D1 data bit 7
|
|
AD1DT14.AD1DT14_6 6 A-D1 data bit 6
|
|
AD1DT15 0x00800AAE 10-bit A-D1 Data Register 15
|
|
AD1DT15.AD1DT15_15 15 A-D1 data bit 15
|
|
AD1DT15.AD1DT15_14 14 A-D1 data bit 14
|
|
AD1DT15.AD1DT15_13 13 A-D1 data bit 13
|
|
AD1DT15.AD1DT15_12 12 A-D1 data bit 12
|
|
AD1DT15.AD1DT15_11 11 A-D1 data bit 11
|
|
AD1DT15.AD1DT15_10 10 A-D1 data bit 10
|
|
AD1DT15.AD1DT15_9 9 A-D1 data bit 9
|
|
AD1DT15.AD1DT15_8 8 A-D1 data bit 8
|
|
AD1DT15.AD1DT15_7 7 A-D1 data bit 7
|
|
AD1DT15.AD1DT15_6 6 A-D1 data bit 6
|
|
RESERVED00800AD0 0x00800AD0 RESERVED
|
|
AD18DT0 0x00800AD1 8-bit A-D1 Data Register 0
|
|
AD18DT0.AD18DT0_15 15 8-bit A-D1 data bit 15
|
|
AD18DT0.AD18DT0_14 14 8-bit A-D1 data bit 14
|
|
AD18DT0.AD18DT0_13 13 8-bit A-D1 data bit 13
|
|
AD18DT0.AD18DT0_12 12 8-bit A-D1 data bit 12
|
|
AD18DT0.AD18DT0_11 11 8-bit A-D1 data bit 11
|
|
AD18DT0.AD18DT0_10 10 8-bit A-D1 data bit 10
|
|
AD18DT0.AD18DT0_9 9 8-bit A-D1 data bit 9
|
|
AD18DT0.AD18DT0_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AD2 0x00800AD2 RESERVED
|
|
AD18DT1 0x00800AD3 8-bit A-D1 Data Register 1
|
|
AD18DT1.AD18DT1_15 15 8-bit A-D1 data bit 15
|
|
AD18DT1.AD18DT1_14 14 8-bit A-D1 data bit 14
|
|
AD18DT1.AD18DT1_13 13 8-bit A-D1 data bit 13
|
|
AD18DT1.AD18DT1_12 12 8-bit A-D1 data bit 12
|
|
AD18DT1.AD18DT1_11 11 8-bit A-D1 data bit 11
|
|
AD18DT1.AD18DT1_10 10 8-bit A-D1 data bit 10
|
|
AD18DT1.AD18DT1_9 9 8-bit A-D1 data bit 9
|
|
AD18DT1.AD18DT1_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AD4 0x00800AD4 RESERVED
|
|
AD18DT2 0x00800AD5 8-bit A-D1 Data Register 2
|
|
AD18DT2.AD18DT2_15 15 8-bit A-D1 data bit 15
|
|
AD18DT2.AD18DT2_14 14 8-bit A-D1 data bit 14
|
|
AD18DT2.AD18DT2_13 13 8-bit A-D1 data bit 13
|
|
AD18DT2.AD18DT2_12 12 8-bit A-D1 data bit 12
|
|
AD18DT2.AD18DT2_11 11 8-bit A-D1 data bit 11
|
|
AD18DT2.AD18DT2_10 10 8-bit A-D1 data bit 10
|
|
AD18DT2.AD18DT2_9 9 8-bit A-D1 data bit 9
|
|
AD18DT2.AD18DT2_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AD6 0x00800AD6 RESERVED
|
|
AD18DT3 0x00800AD7 8-bit A-D1 Data Register 3
|
|
AD18DT3.AD18DT3_15 15 8-bit A-D1 data bit 15
|
|
AD18DT3.AD18DT3_14 14 8-bit A-D1 data bit 14
|
|
AD18DT3.AD18DT3_13 13 8-bit A-D1 data bit 13
|
|
AD18DT3.AD18DT3_12 12 8-bit A-D1 data bit 12
|
|
AD18DT3.AD18DT3_11 11 8-bit A-D1 data bit 11
|
|
AD18DT3.AD18DT3_10 10 8-bit A-D1 data bit 10
|
|
AD18DT3.AD18DT3_9 9 8-bit A-D1 data bit 9
|
|
AD18DT3.AD18DT3_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AD8 0x00800AD8 RESERVED
|
|
AD18DT4 0x00800AD9 8-bit A-D1 Data Register 4
|
|
AD18DT4.AD18DT4_15 15 8-bit A-D1 data bit 15
|
|
AD18DT4.AD18DT4_14 14 8-bit A-D1 data bit 14
|
|
AD18DT4.AD18DT4_13 13 8-bit A-D1 data bit 13
|
|
AD18DT4.AD18DT4_12 12 8-bit A-D1 data bit 12
|
|
AD18DT4.AD18DT4_11 11 8-bit A-D1 data bit 11
|
|
AD18DT4.AD18DT4_10 10 8-bit A-D1 data bit 10
|
|
AD18DT4.AD18DT4_9 9 8-bit A-D1 data bit 9
|
|
AD18DT4.AD18DT4_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800ADA 0x00800ADA RESERVED
|
|
AD18DT5 0x00800ADB 8-bit A-D1 Data Register 5
|
|
AD18DT5.AD18DT5_15 15 8-bit A-D1 data bit 15
|
|
AD18DT5.AD18DT5_14 14 8-bit A-D1 data bit 14
|
|
AD18DT5.AD18DT5_13 13 8-bit A-D1 data bit 13
|
|
AD18DT5.AD18DT5_12 12 8-bit A-D1 data bit 12
|
|
AD18DT5.AD18DT5_11 11 8-bit A-D1 data bit 11
|
|
AD18DT5.AD18DT5_10 10 8-bit A-D1 data bit 10
|
|
AD18DT5.AD18DT5_9 9 8-bit A-D1 data bit 9
|
|
AD18DT5.AD18DT5_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800ADC 0x00800ADC RESERVED
|
|
AD18DT6 0x00800ADD 8-bit A-D1 Data Register 6
|
|
AD18DT6.AD18DT6_15 15 8-bit A-D1 data bit 15
|
|
AD18DT6.AD18DT6_14 14 8-bit A-D1 data bit 14
|
|
AD18DT6.AD18DT6_13 13 8-bit A-D1 data bit 13
|
|
AD18DT6.AD18DT6_12 12 8-bit A-D1 data bit 12
|
|
AD18DT6.AD18DT6_11 11 8-bit A-D1 data bit 11
|
|
AD18DT6.AD18DT6_10 10 8-bit A-D1 data bit 10
|
|
AD18DT6.AD18DT6_9 9 8-bit A-D1 data bit 9
|
|
AD18DT6.AD18DT6_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800ADE 0x00800ADE RESERVED
|
|
AD18DT7 0x00800ADF 8-bit A-D1 Data Register 7
|
|
AD18DT7.AD18DT7_15 15 8-bit A-D1 data bit 15
|
|
AD18DT7.AD18DT7_14 14 8-bit A-D1 data bit 14
|
|
AD18DT7.AD18DT7_13 13 8-bit A-D1 data bit 13
|
|
AD18DT7.AD18DT7_12 12 8-bit A-D1 data bit 12
|
|
AD18DT7.AD18DT7_11 11 8-bit A-D1 data bit 11
|
|
AD18DT7.AD18DT7_10 10 8-bit A-D1 data bit 10
|
|
AD18DT7.AD18DT7_9 9 8-bit A-D1 data bit 9
|
|
AD18DT7.AD18DT7_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AE0 0x00800AE0 RESERVED
|
|
AD18DT8 0x00800AE1 8-bit A-D1 Data Register 8
|
|
AD18DT8.AD18DT8_15 15 8-bit A-D1 data bit 15
|
|
AD18DT8.AD18DT8_14 14 8-bit A-D1 data bit 14
|
|
AD18DT8.AD18DT8_13 13 8-bit A-D1 data bit 13
|
|
AD18DT8.AD18DT8_12 12 8-bit A-D1 data bit 12
|
|
AD18DT8.AD18DT8_11 11 8-bit A-D1 data bit 11
|
|
AD18DT8.AD18DT8_10 10 8-bit A-D1 data bit 10
|
|
AD18DT8.AD18DT8_9 9 8-bit A-D1 data bit 9
|
|
AD18DT8.AD18DT8_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AE2 0x00800AE2 RESERVED
|
|
AD18DT9 0x00800AE3 8-bit A-D1 Data Register 9
|
|
AD18DT9.AD18DT9_15 15 8-bit A-D1 data bit 15
|
|
AD18DT9.AD18DT9_14 14 8-bit A-D1 data bit 14
|
|
AD18DT9.AD18DT9_13 13 8-bit A-D1 data bit 13
|
|
AD18DT9.AD18DT9_12 12 8-bit A-D1 data bit 12
|
|
AD18DT9.AD18DT9_11 11 8-bit A-D1 data bit 11
|
|
AD18DT9.AD18DT9_10 10 8-bit A-D1 data bit 10
|
|
AD18DT9.AD18DT9_9 9 8-bit A-D1 data bit 9
|
|
AD18DT9.AD18DT9_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AE4 0x00800AE4 RESERVED
|
|
AD18DT10 0x00800AE5 8-bit A-D1 Data Register 10
|
|
AD18DT10.AD18DT10_15 15 8-bit A-D1 data bit 15
|
|
AD18DT10.AD18DT10_14 14 8-bit A-D1 data bit 14
|
|
AD18DT10.AD18DT10_13 13 8-bit A-D1 data bit 13
|
|
AD18DT10.AD18DT10_12 12 8-bit A-D1 data bit 12
|
|
AD18DT10.AD18DT10_11 11 8-bit A-D1 data bit 11
|
|
AD18DT10.AD18DT10_10 10 8-bit A-D1 data bit 10
|
|
AD18DT10.AD18DT10_9 9 8-bit A-D1 data bit 9
|
|
AD18DT10.AD18DT10_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AE6 0x00800AE6 RESERVED
|
|
AD18DT11 0x00800AE7 8-bit A-D1 Data Register 11
|
|
AD18DT11.AD18DT11_15 15 8-bit A-D1 data bit 15
|
|
AD18DT11.AD18DT11_14 14 8-bit A-D1 data bit 14
|
|
AD18DT11.AD18DT11_13 13 8-bit A-D1 data bit 13
|
|
AD18DT11.AD18DT11_12 12 8-bit A-D1 data bit 12
|
|
AD18DT11.AD18DT11_11 11 8-bit A-D1 data bit 11
|
|
AD18DT11.AD18DT11_10 10 8-bit A-D1 data bit 10
|
|
AD18DT11.AD18DT11_9 9 8-bit A-D1 data bit 9
|
|
AD18DT11.AD18DT11_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AE8 0x00800AE8 RESERVED
|
|
AD18DT12 0x00800AE9 8-bit A-D1 Data Register 12
|
|
AD18DT12.AD18DT12_15 15 8-bit A-D1 data bit 15
|
|
AD18DT12.AD18DT12_14 14 8-bit A-D1 data bit 14
|
|
AD18DT12.AD18DT12_13 13 8-bit A-D1 data bit 13
|
|
AD18DT12.AD18DT12_12 12 8-bit A-D1 data bit 12
|
|
AD18DT12.AD18DT12_11 11 8-bit A-D1 data bit 11
|
|
AD18DT12.AD18DT12_10 10 8-bit A-D1 data bit 10
|
|
AD18DT12.AD18DT12_9 9 8-bit A-D1 data bit 9
|
|
AD18DT12.AD18DT12_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AEA 0x00800AEA RESERVED
|
|
AD18DT13 0x00800AEB 8-bit A-D1 Data Register 13
|
|
AD18DT13.AD18DT13_15 15 8-bit A-D1 data bit 15
|
|
AD18DT13.AD18DT13_14 14 8-bit A-D1 data bit 14
|
|
AD18DT13.AD18DT13_13 13 8-bit A-D1 data bit 13
|
|
AD18DT13.AD18DT13_12 12 8-bit A-D1 data bit 12
|
|
AD18DT13.AD18DT13_11 11 8-bit A-D1 data bit 11
|
|
AD18DT13.AD18DT13_10 10 8-bit A-D1 data bit 10
|
|
AD18DT13.AD18DT13_9 9 8-bit A-D1 data bit 9
|
|
AD18DT13.AD18DT13_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AEC 0x00800AEC RESERVED
|
|
AD18DT14 0x00800AED 8-bit A-D1 Data Register 14
|
|
AD18DT14.AD18DT14_15 15 8-bit A-D1 data bit 15
|
|
AD18DT14.AD18DT14_14 14 8-bit A-D1 data bit 14
|
|
AD18DT14.AD18DT14_13 13 8-bit A-D1 data bit 13
|
|
AD18DT14.AD18DT14_12 12 8-bit A-D1 data bit 12
|
|
AD18DT14.AD18DT14_11 11 8-bit A-D1 data bit 11
|
|
AD18DT14.AD18DT14_10 10 8-bit A-D1 data bit 10
|
|
AD18DT14.AD18DT14_9 9 8-bit A-D1 data bit 9
|
|
AD18DT14.AD18DT14_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AEE 0x00800AEE RESERVED
|
|
AD18DT15 0x00800AEF 8-bit A-D1 Data Register 15
|
|
AD18DT15.AD18DT15_15 15 8-bit A-D1 data bit 15
|
|
AD18DT15.AD18DT15_14 14 8-bit A-D1 data bit 14
|
|
AD18DT15.AD18DT15_13 13 8-bit A-D1 data bit 13
|
|
AD18DT15.AD18DT15_12 12 8-bit A-D1 data bit 12
|
|
AD18DT15.AD18DT15_11 11 8-bit A-D1 data bit 11
|
|
AD18DT15.AD18DT15_10 10 8-bit A-D1 data bit 10
|
|
AD18DT15.AD18DT15_9 9 8-bit A-D1 data bit 9
|
|
AD18DT15.AD18DT15_8 8 8-bit A-D1 data bit 8
|
|
TID1CT 0x00800B8C TID1 Counter
|
|
TID1CT.TID1CT_15 15
|
|
TID1CT.TID1CT_14 14
|
|
TID1CT.TID1CT_13 13
|
|
TID1CT.TID1CT_12 12
|
|
TID1CT.TID1CT_11 11
|
|
TID1CT.TID1CT_10 10
|
|
TID1CT.TID1CT_9 9
|
|
TID1CT.TID1CT_8 8
|
|
TID1CT.TID1CT_7 7
|
|
TID1CT.TID1CT_6 6
|
|
TID1CT.TID1CT_5 5
|
|
TID1CT.TID1CT_4 4
|
|
TID1CT.TID1CT_3 3
|
|
TID1CT.TID1CT_2 2
|
|
TID1CT.TID1CT_1 1
|
|
TID1CT.TID1CT_0 0
|
|
TID1RL 0x00800B8E TID1 Reload Register
|
|
TID1RL.TID1RL_15 15
|
|
TID1RL.TID1RL_14 14
|
|
TID1RL.TID1RL_13 13
|
|
TID1RL.TID1RL_12 12
|
|
TID1RL.TID1RL_11 11
|
|
TID1RL.TID1RL_10 10
|
|
TID1RL.TID1RL_9 9
|
|
TID1RL.TID1RL_8 8
|
|
TID1RL.TID1RL_7 7
|
|
TID1RL.TID1RL_6 6
|
|
TID1RL.TID1RL_5 5
|
|
TID1RL.TID1RL_4 4
|
|
TID1RL.TID1RL_3 3
|
|
TID1RL.TID1RL_2 2
|
|
TID1RL.TID1RL_1 1
|
|
TID1RL.TID1RL_0 0
|
|
TOD10CT 0x00800B90 TOD1_0 Counter
|
|
TOD10CT.TOD10CT_15 15
|
|
TOD10CT.TOD10CT_14 14
|
|
TOD10CT.TOD10CT_13 13
|
|
TOD10CT.TOD10CT_12 12
|
|
TOD10CT.TOD10CT_11 11
|
|
TOD10CT.TOD10CT_10 10
|
|
TOD10CT.TOD10CT_9 9
|
|
TOD10CT.TOD10CT_8 8
|
|
TOD10CT.TOD10CT_7 7
|
|
TOD10CT.TOD10CT_6 6
|
|
TOD10CT.TOD10CT_5 5
|
|
TOD10CT.TOD10CT_4 4
|
|
TOD10CT.TOD10CT_3 3
|
|
TOD10CT.TOD10CT_2 2
|
|
TOD10CT.TOD10CT_1 1
|
|
TOD10CT.TOD10CT_0 0
|
|
RESERVED00800B92 0x00800B92 RESERVED
|
|
RESERVED00800B93 0x00800B93 RESERVED
|
|
TOD10RL1 0x00800B94 TOD1_0 Reload 1 Register
|
|
TOD10RL1.TOD10RL1_15 15
|
|
TOD10RL1.TOD10RL1_14 14
|
|
TOD10RL1.TOD10RL1_13 13
|
|
TOD10RL1.TOD10RL1_12 12
|
|
TOD10RL1.TOD10RL1_11 11
|
|
TOD10RL1.TOD10RL1_10 10
|
|
TOD10RL1.TOD10RL1_9 9
|
|
TOD10RL1.TOD10RL1_8 8
|
|
TOD10RL1.TOD10RL1_7 7
|
|
TOD10RL1.TOD10RL1_6 6
|
|
TOD10RL1.TOD10RL1_5 5
|
|
TOD10RL1.TOD10RL1_4 4
|
|
TOD10RL1.TOD10RL1_3 3
|
|
TOD10RL1.TOD10RL1_2 2
|
|
TOD10RL1.TOD10RL1_1 1
|
|
TOD10RL1.TOD10RL1_0 0
|
|
TOD10RL0 0x00800B96 TOD1_0 Reload 0 Register
|
|
TOD10RL0.TOD10RL0_15 15
|
|
TOD10RL0.TOD10RL0_14 14
|
|
TOD10RL0.TOD10RL0_13 13
|
|
TOD10RL0.TOD10RL0_12 12
|
|
TOD10RL0.TOD10RL0_11 11
|
|
TOD10RL0.TOD10RL0_10 10
|
|
TOD10RL0.TOD10RL0_9 9
|
|
TOD10RL0.TOD10RL0_8 8
|
|
TOD10RL0.TOD10RL0_7 7
|
|
TOD10RL0.TOD10RL0_6 6
|
|
TOD10RL0.TOD10RL0_5 5
|
|
TOD10RL0.TOD10RL0_4 4
|
|
TOD10RL0.TOD10RL0_3 3
|
|
TOD10RL0.TOD10RL0_2 2
|
|
TOD10RL0.TOD10RL0_1 1
|
|
TOD10RL0.TOD10RL0_0 0
|
|
TOD11CT 0x00800B98 TOD1_1 Counter
|
|
TOD11CT.TOD11CT_15 15
|
|
TOD11CT.TOD11CT_14 14
|
|
TOD11CT.TOD11CT_13 13
|
|
TOD11CT.TOD11CT_12 12
|
|
TOD11CT.TOD11CT_11 11
|
|
TOD11CT.TOD11CT_10 10
|
|
TOD11CT.TOD11CT_9 9
|
|
TOD11CT.TOD11CT_8 8
|
|
TOD11CT.TOD11CT_7 7
|
|
TOD11CT.TOD11CT_6 6
|
|
TOD11CT.TOD11CT_5 5
|
|
TOD11CT.TOD11CT_4 4
|
|
TOD11CT.TOD11CT_3 3
|
|
TOD11CT.TOD11CT_2 2
|
|
TOD11CT.TOD11CT_1 1
|
|
TOD11CT.TOD11CT_0 0
|
|
RESERVED00800B9A 0x00800B9A RESERVED
|
|
RESERVED00800B9B 0x00800B9B RESERVED
|
|
TOD11RL1 0x00800B9C TOD1_1 Reload 1 Register
|
|
TOD11RL1.TOD11RL1_15 15
|
|
TOD11RL1.TOD11RL1_14 14
|
|
TOD11RL1.TOD11RL1_13 13
|
|
TOD11RL1.TOD11RL1_12 12
|
|
TOD11RL1.TOD11RL1_11 11
|
|
TOD11RL1.TOD11RL1_10 10
|
|
TOD11RL1.TOD11RL1_9 9
|
|
TOD11RL1.TOD11RL1_8 8
|
|
TOD11RL1.TOD11RL1_7 7
|
|
TOD11RL1.TOD11RL1_6 6
|
|
TOD11RL1.TOD11RL1_5 5
|
|
TOD11RL1.TOD11RL1_4 4
|
|
TOD11RL1.TOD11RL1_3 3
|
|
TOD11RL1.TOD11RL1_2 2
|
|
TOD11RL1.TOD11RL1_1 1
|
|
TOD11RL1.TOD11RL1_0 0
|
|
TOD11RL0 0x00800B9E TOD1_1 Reload 0 Register
|
|
TOD11RL0.TOD11RL0_15 15
|
|
TOD11RL0.TOD11RL0_14 14
|
|
TOD11RL0.TOD11RL0_13 13
|
|
TOD11RL0.TOD11RL0_12 12
|
|
TOD11RL0.TOD11RL0_11 11
|
|
TOD11RL0.TOD11RL0_10 10
|
|
TOD11RL0.TOD11RL0_9 9
|
|
TOD11RL0.TOD11RL0_8 8
|
|
TOD11RL0.TOD11RL0_7 7
|
|
TOD11RL0.TOD11RL0_6 6
|
|
TOD11RL0.TOD11RL0_5 5
|
|
TOD11RL0.TOD11RL0_4 4
|
|
TOD11RL0.TOD11RL0_3 3
|
|
TOD11RL0.TOD11RL0_2 2
|
|
TOD11RL0.TOD11RL0_1 1
|
|
TOD11RL0.TOD11RL0_0 0
|
|
TOD12CT 0x00800BA0 TOD1_2 Counter
|
|
TOD12CT.TOD12CT_15 15
|
|
TOD12CT.TOD12CT_14 14
|
|
TOD12CT.TOD12CT_13 13
|
|
TOD12CT.TOD12CT_12 12
|
|
TOD12CT.TOD12CT_11 11
|
|
TOD12CT.TOD12CT_10 10
|
|
TOD12CT.TOD12CT_9 9
|
|
TOD12CT.TOD12CT_8 8
|
|
TOD12CT.TOD12CT_7 7
|
|
TOD12CT.TOD12CT_6 6
|
|
TOD12CT.TOD12CT_5 5
|
|
TOD12CT.TOD12CT_4 4
|
|
TOD12CT.TOD12CT_3 3
|
|
TOD12CT.TOD12CT_2 2
|
|
TOD12CT.TOD12CT_1 1
|
|
TOD12CT.TOD12CT_0 0
|
|
RESERVED00800B9A 0x00800BA2 RESERVED
|
|
RESERVED00800B9B 0x00800BA3 RESERVED
|
|
TOD12RL1 0x00800BA4 TOD1_2 Reload 1 Register
|
|
TOD12RL1.TOD12RL1_15 15
|
|
TOD12RL1.TOD12RL1_14 14
|
|
TOD12RL1.TOD12RL1_13 13
|
|
TOD12RL1.TOD12RL1_12 12
|
|
TOD12RL1.TOD12RL1_11 11
|
|
TOD12RL1.TOD12RL1_10 10
|
|
TOD12RL1.TOD12RL1_9 9
|
|
TOD12RL1.TOD12RL1_8 8
|
|
TOD12RL1.TOD12RL1_7 7
|
|
TOD12RL1.TOD12RL1_6 6
|
|
TOD12RL1.TOD12RL1_5 5
|
|
TOD12RL1.TOD12RL1_4 4
|
|
TOD12RL1.TOD12RL1_3 3
|
|
TOD12RL1.TOD12RL1_2 2
|
|
TOD12RL1.TOD12RL1_1 1
|
|
TOD12RL1.TOD12RL1_0 0
|
|
TOD12RL0 0x00800BA6 TOD1_2 Reload 0 Register
|
|
TOD12RL0.TOD12RL0_15 15
|
|
TOD12RL0.TOD12RL0_14 14
|
|
TOD12RL0.TOD12RL0_13 13
|
|
TOD12RL0.TOD12RL0_12 12
|
|
TOD12RL0.TOD12RL0_11 11
|
|
TOD12RL0.TOD12RL0_10 10
|
|
TOD12RL0.TOD12RL0_9 9
|
|
TOD12RL0.TOD12RL0_8 8
|
|
TOD12RL0.TOD12RL0_7 7
|
|
TOD12RL0.TOD12RL0_6 6
|
|
TOD12RL0.TOD12RL0_5 5
|
|
TOD12RL0.TOD12RL0_4 4
|
|
TOD12RL0.TOD12RL0_3 3
|
|
TOD12RL0.TOD12RL0_2 2
|
|
TOD12RL0.TOD12RL0_1 1
|
|
TOD12RL0.TOD12RL0_0 0
|
|
TOD13CT 0x00800BA8 TOD1_3 Counter
|
|
TOD13CT.TOD13CT_15 15
|
|
TOD13CT.TOD13CT_14 14
|
|
TOD13CT.TOD13CT_13 13
|
|
TOD13CT.TOD13CT_12 12
|
|
TOD13CT.TOD13CT_11 11
|
|
TOD13CT.TOD13CT_10 10
|
|
TOD13CT.TOD13CT_9 9
|
|
TOD13CT.TOD13CT_8 8
|
|
TOD13CT.TOD13CT_7 7
|
|
TOD13CT.TOD13CT_6 6
|
|
TOD13CT.TOD13CT_5 5
|
|
TOD13CT.TOD13CT_4 4
|
|
TOD13CT.TOD13CT_3 3
|
|
TOD13CT.TOD13CT_2 2
|
|
TOD13CT.TOD13CT_1 1
|
|
TOD13CT.TOD13CT_0 0
|
|
RESERVED00800B9A 0x00800BAA RESERVED
|
|
RESERVED00800B9B 0x00800BAB RESERVED
|
|
TOD13RL1 0x00800BAC TOD1_3 Reload 1 Register
|
|
TOD13RL1.TOD13RL1_15 15
|
|
TOD13RL1.TOD13RL1_14 14
|
|
TOD13RL1.TOD13RL1_13 13
|
|
TOD13RL1.TOD13RL1_12 12
|
|
TOD13RL1.TOD13RL1_11 11
|
|
TOD13RL1.TOD13RL1_10 10
|
|
TOD13RL1.TOD13RL1_9 9
|
|
TOD13RL1.TOD13RL1_8 8
|
|
TOD13RL1.TOD13RL1_7 7
|
|
TOD13RL1.TOD13RL1_6 6
|
|
TOD13RL1.TOD13RL1_5 5
|
|
TOD13RL1.TOD13RL1_4 4
|
|
TOD13RL1.TOD13RL1_3 3
|
|
TOD13RL1.TOD13RL1_2 2
|
|
TOD13RL1.TOD13RL1_1 1
|
|
TOD13RL1.TOD13RL1_0 0
|
|
TOD13RL0 0x00800BAE TOD1_3 Reload 0 Register
|
|
TOD13RL0.TOD13RL0_15 15
|
|
TOD13RL0.TOD13RL0_14 14
|
|
TOD13RL0.TOD13RL0_13 13
|
|
TOD13RL0.TOD13RL0_12 12
|
|
TOD13RL0.TOD13RL0_11 11
|
|
TOD13RL0.TOD13RL0_10 10
|
|
TOD13RL0.TOD13RL0_9 9
|
|
TOD13RL0.TOD13RL0_8 8
|
|
TOD13RL0.TOD13RL0_7 7
|
|
TOD13RL0.TOD13RL0_6 6
|
|
TOD13RL0.TOD13RL0_5 5
|
|
TOD13RL0.TOD13RL0_4 4
|
|
TOD13RL0.TOD13RL0_3 3
|
|
TOD13RL0.TOD13RL0_2 2
|
|
TOD13RL0.TOD13RL0_1 1
|
|
TOD13RL0.TOD13RL0_0 0
|
|
TOD14CT 0x00800BB0 TOD1_4 Counter
|
|
TOD14CT.TOD14CT_15 15
|
|
TOD14CT.TOD14CT_14 14
|
|
TOD14CT.TOD14CT_13 13
|
|
TOD14CT.TOD14CT_12 12
|
|
TOD14CT.TOD14CT_11 11
|
|
TOD14CT.TOD14CT_10 10
|
|
TOD14CT.TOD14CT_9 9
|
|
TOD14CT.TOD14CT_8 8
|
|
TOD14CT.TOD14CT_7 7
|
|
TOD14CT.TOD14CT_6 6
|
|
TOD14CT.TOD14CT_5 5
|
|
TOD14CT.TOD14CT_4 4
|
|
TOD14CT.TOD14CT_3 3
|
|
TOD14CT.TOD14CT_2 2
|
|
TOD14CT.TOD14CT_1 1
|
|
TOD14CT.TOD14CT_0 0
|
|
RESERVED00800B9A 0x00800BB2 RESERVED
|
|
RESERVED00800B9B 0x00800BB3 RESERVED
|
|
TOD14RL1 0x00800BB4 TOD1_4 Reload 1 Register
|
|
TOD14RL1.TOD14RL1_15 15
|
|
TOD14RL1.TOD14RL1_14 14
|
|
TOD14RL1.TOD14RL1_13 13
|
|
TOD14RL1.TOD14RL1_12 12
|
|
TOD14RL1.TOD14RL1_11 11
|
|
TOD14RL1.TOD14RL1_10 10
|
|
TOD14RL1.TOD14RL1_9 9
|
|
TOD14RL1.TOD14RL1_8 8
|
|
TOD14RL1.TOD14RL1_7 7
|
|
TOD14RL1.TOD14RL1_6 6
|
|
TOD14RL1.TOD14RL1_5 5
|
|
TOD14RL1.TOD14RL1_4 4
|
|
TOD14RL1.TOD14RL1_3 3
|
|
TOD14RL1.TOD14RL1_2 2
|
|
TOD14RL1.TOD14RL1_1 1
|
|
TOD14RL1.TOD14RL1_0 0
|
|
TOD14RL0 0x00800BB6 TOD1_4 Reload 0 Register
|
|
TOD14RL0.TOD14RL0_15 15
|
|
TOD14RL0.TOD14RL0_14 14
|
|
TOD14RL0.TOD14RL0_13 13
|
|
TOD14RL0.TOD14RL0_12 12
|
|
TOD14RL0.TOD14RL0_11 11
|
|
TOD14RL0.TOD14RL0_10 10
|
|
TOD14RL0.TOD14RL0_9 9
|
|
TOD14RL0.TOD14RL0_8 8
|
|
TOD14RL0.TOD14RL0_7 7
|
|
TOD14RL0.TOD14RL0_6 6
|
|
TOD14RL0.TOD14RL0_5 5
|
|
TOD14RL0.TOD14RL0_4 4
|
|
TOD14RL0.TOD14RL0_3 3
|
|
TOD14RL0.TOD14RL0_2 2
|
|
TOD14RL0.TOD14RL0_1 1
|
|
TOD14RL0.TOD14RL0_0 0
|
|
TOD15CT 0x00800BB8 TOD1_5 Counter
|
|
TOD15CT.TOD15CT_15 15
|
|
TOD15CT.TOD15CT_14 14
|
|
TOD15CT.TOD15CT_13 13
|
|
TOD15CT.TOD15CT_12 12
|
|
TOD15CT.TOD15CT_11 11
|
|
TOD15CT.TOD15CT_10 10
|
|
TOD15CT.TOD15CT_9 9
|
|
TOD15CT.TOD15CT_8 8
|
|
TOD15CT.TOD15CT_7 7
|
|
TOD15CT.TOD15CT_6 6
|
|
TOD15CT.TOD15CT_5 5
|
|
TOD15CT.TOD15CT_4 4
|
|
TOD15CT.TOD15CT_3 3
|
|
TOD15CT.TOD15CT_2 2
|
|
TOD15CT.TOD15CT_1 1
|
|
TOD15CT.TOD15CT_0 0
|
|
RESERVED00800B9A 0x00800BBA RESERVED
|
|
RESERVED00800B9B 0x00800BBB RESERVED
|
|
TOD15RL1 0x00800BBC TOD1_5 Reload 1 Register
|
|
TOD15RL1.TOD15RL1_15 15
|
|
TOD15RL1.TOD15RL1_14 14
|
|
TOD15RL1.TOD15RL1_13 13
|
|
TOD15RL1.TOD15RL1_12 12
|
|
TOD15RL1.TOD15RL1_11 11
|
|
TOD15RL1.TOD15RL1_10 10
|
|
TOD15RL1.TOD15RL1_9 9
|
|
TOD15RL1.TOD15RL1_8 8
|
|
TOD15RL1.TOD15RL1_7 7
|
|
TOD15RL1.TOD15RL1_6 6
|
|
TOD15RL1.TOD15RL1_5 5
|
|
TOD15RL1.TOD15RL1_4 4
|
|
TOD15RL1.TOD15RL1_3 3
|
|
TOD15RL1.TOD15RL1_2 2
|
|
TOD15RL1.TOD15RL1_1 1
|
|
TOD15RL1.TOD15RL1_0 0
|
|
TOD15RL0 0x00800BBE TOD1_5 Reload 0 Register
|
|
TOD15RL0.TOD15RL0_15 15
|
|
TOD15RL0.TOD15RL0_14 14
|
|
TOD15RL0.TOD15RL0_13 13
|
|
TOD15RL0.TOD15RL0_12 12
|
|
TOD15RL0.TOD15RL0_11 11
|
|
TOD15RL0.TOD15RL0_10 10
|
|
TOD15RL0.TOD15RL0_9 9
|
|
TOD15RL0.TOD15RL0_8 8
|
|
TOD15RL0.TOD15RL0_7 7
|
|
TOD15RL0.TOD15RL0_6 6
|
|
TOD15RL0.TOD15RL0_5 5
|
|
TOD15RL0.TOD15RL0_4 4
|
|
TOD15RL0.TOD15RL0_3 3
|
|
TOD15RL0.TOD15RL0_2 2
|
|
TOD15RL0.TOD15RL0_1 1
|
|
TOD15RL0.TOD15RL0_0 0
|
|
TOD16CT 0x00800BC0 TOD1_6 Counter
|
|
TOD16CT.TOD16CT_15 15
|
|
TOD16CT.TOD16CT_14 14
|
|
TOD16CT.TOD16CT_13 13
|
|
TOD16CT.TOD16CT_12 12
|
|
TOD16CT.TOD16CT_11 11
|
|
TOD16CT.TOD16CT_10 10
|
|
TOD16CT.TOD16CT_9 9
|
|
TOD16CT.TOD16CT_8 8
|
|
TOD16CT.TOD16CT_7 7
|
|
TOD16CT.TOD16CT_6 6
|
|
TOD16CT.TOD16CT_5 5
|
|
TOD16CT.TOD16CT_4 4
|
|
TOD16CT.TOD16CT_3 3
|
|
TOD16CT.TOD16CT_2 2
|
|
TOD16CT.TOD16CT_1 1
|
|
TOD16CT.TOD16CT_0 0
|
|
RESERVED00800B9A 0x00800BC2 RESERVED
|
|
RESERVED00800B9B 0x00800BC3 RESERVED
|
|
TOD16RL1 0x00800BC4 TOD1_6 Reload 1 Register
|
|
TOD16RL1.TOD16RL1_15 15
|
|
TOD16RL1.TOD16RL1_14 14
|
|
TOD16RL1.TOD16RL1_13 13
|
|
TOD16RL1.TOD16RL1_12 12
|
|
TOD16RL1.TOD16RL1_11 11
|
|
TOD16RL1.TOD16RL1_10 10
|
|
TOD16RL1.TOD16RL1_9 9
|
|
TOD16RL1.TOD16RL1_8 8
|
|
TOD16RL1.TOD16RL1_7 7
|
|
TOD16RL1.TOD16RL1_6 6
|
|
TOD16RL1.TOD16RL1_5 5
|
|
TOD16RL1.TOD16RL1_4 4
|
|
TOD16RL1.TOD16RL1_3 3
|
|
TOD16RL1.TOD16RL1_2 2
|
|
TOD16RL1.TOD16RL1_1 1
|
|
TOD16RL1.TOD16RL1_0 0
|
|
TOD16RL0 0x00800BC6 TOD1_6 Reload 0 Register
|
|
TOD16RL0.TOD16RL0_15 15
|
|
TOD16RL0.TOD16RL0_14 14
|
|
TOD16RL0.TOD16RL0_13 13
|
|
TOD16RL0.TOD16RL0_12 12
|
|
TOD16RL0.TOD16RL0_11 11
|
|
TOD16RL0.TOD16RL0_10 10
|
|
TOD16RL0.TOD16RL0_9 9
|
|
TOD16RL0.TOD16RL0_8 8
|
|
TOD16RL0.TOD16RL0_7 7
|
|
TOD16RL0.TOD16RL0_6 6
|
|
TOD16RL0.TOD16RL0_5 5
|
|
TOD16RL0.TOD16RL0_4 4
|
|
TOD16RL0.TOD16RL0_3 3
|
|
TOD16RL0.TOD16RL0_2 2
|
|
TOD16RL0.TOD16RL0_1 1
|
|
TOD16RL0.TOD16RL0_0 0
|
|
TOD17CT 0x00800BC8 TOD1_7 Counter
|
|
TOD17CT.TOD17CT_15 15
|
|
TOD17CT.TOD17CT_14 14
|
|
TOD17CT.TOD17CT_13 13
|
|
TOD17CT.TOD17CT_12 12
|
|
TOD17CT.TOD17CT_11 11
|
|
TOD17CT.TOD17CT_10 10
|
|
TOD17CT.TOD17CT_9 9
|
|
TOD17CT.TOD17CT_8 8
|
|
TOD17CT.TOD17CT_7 7
|
|
TOD17CT.TOD17CT_6 6
|
|
TOD17CT.TOD17CT_5 5
|
|
TOD17CT.TOD17CT_4 4
|
|
TOD17CT.TOD17CT_3 3
|
|
TOD17CT.TOD17CT_2 2
|
|
TOD17CT.TOD17CT_1 1
|
|
TOD17CT.TOD17CT_0 0
|
|
RESERVED00800B9A 0x00800BCA RESERVED
|
|
RESERVED00800B9B 0x00800BCB RESERVED
|
|
TOD17RL1 0x00800BCC TOD1_7 Reload 1 Register
|
|
TOD17RL1.TOD17RL1_15 15
|
|
TOD17RL1.TOD17RL1_14 14
|
|
TOD17RL1.TOD17RL1_13 13
|
|
TOD17RL1.TOD17RL1_12 12
|
|
TOD17RL1.TOD17RL1_11 11
|
|
TOD17RL1.TOD17RL1_10 10
|
|
TOD17RL1.TOD17RL1_9 9
|
|
TOD17RL1.TOD17RL1_8 8
|
|
TOD17RL1.TOD17RL1_7 7
|
|
TOD17RL1.TOD17RL1_6 6
|
|
TOD17RL1.TOD17RL1_5 5
|
|
TOD17RL1.TOD17RL1_4 4
|
|
TOD17RL1.TOD17RL1_3 3
|
|
TOD17RL1.TOD17RL1_2 2
|
|
TOD17RL1.TOD17RL1_1 1
|
|
TOD17RL1.TOD17RL1_0 0
|
|
TOD17RL0 0x00800BCE TOD1_7 Reload 0 Register
|
|
TOD17RL0.TOD17RL0_15 15
|
|
TOD17RL0.TOD17RL0_14 14
|
|
TOD17RL0.TOD17RL0_13 13
|
|
TOD17RL0.TOD17RL0_12 12
|
|
TOD17RL0.TOD17RL0_11 11
|
|
TOD17RL0.TOD17RL0_10 10
|
|
TOD17RL0.TOD17RL0_9 9
|
|
TOD17RL0.TOD17RL0_8 8
|
|
TOD17RL0.TOD17RL0_7 7
|
|
TOD17RL0.TOD17RL0_6 6
|
|
TOD17RL0.TOD17RL0_5 5
|
|
TOD17RL0.TOD17RL0_4 4
|
|
TOD17RL0.TOD17RL0_3 3
|
|
TOD17RL0.TOD17RL0_2 2
|
|
TOD17RL0.TOD17RL0_1 1
|
|
TOD17RL0.TOD17RL0_0 0
|
|
PRS4 0x00800BD0 Prescaler Register 4
|
|
PRS4.PRS4_7 7
|
|
PRS4.PRS4_6 6
|
|
PRS4.PRS4_5 5
|
|
PRS4.PRS4_4 4
|
|
PRS4.PRS4_3 3
|
|
PRS4.PRS4_2 2
|
|
PRS4.PRS4_1 1
|
|
PRS4.PRS4_0 0
|
|
TID1PRS4EN 0x00800BD1 TID1 Control & Prescaler 4 Enable Register
|
|
TID1PRS4EN.PRS4EN 15 Prescaler 4 enable
|
|
TID1PRS4EN.TID1ENO 13 TID1 enable output enable
|
|
TID1PRS4EN.TID1CEN 11 TID1 count enable
|
|
TID1PRS4EN.TID1M_10 10 TID1 operation mode selection
|
|
TID1PRS4EN.TID1M_9 9 TID1 operation mode selection
|
|
TOD1IMA 0x00800BD2 TOD1 Interrupt Mask Register
|
|
TOD1IMA.TOD10IMA 7 TOD1_0 interrupt mask
|
|
TOD1IMA.TOD11IMA 6 TOD1_1 interrupt mask
|
|
TOD1IMA.TOD12IMA 5 TOD1_2 interrupt mask
|
|
TOD1IMA.TOD13IMA 4 TOD1_3 interrupt mask
|
|
TOD1IMA.TOD14IMA 3 TOD1_4 interrupt mask
|
|
TOD1IMA.TOD15IMA 2 TOD1_5 interrupt mask
|
|
TOD1IMA.TOD16IMA 1 TOD1_6 interrupt mask
|
|
TOD1IMA.TOD17IMA 0 TOD1_7 interrupt mask
|
|
TOD1IST 0x00800BD3 TOD1 Interrupt Status Register
|
|
TOD1IST.TOD10IST 15 TOD1_0 interrupt status
|
|
TOD1IST.TOD11IST 14 TOD1_1 interrupt status
|
|
TOD1IST.TOD12IST 13 TOD1_2 interrupt status
|
|
TOD1IST.TOD13IST 12 TOD1_3 interrupt status
|
|
TOD1IST.TOD14IST 11 TOD1_4 interrupt status
|
|
TOD1IST.TOD15IST 10 TOD1_5 interrupt status
|
|
TOD1IST.TOD16IST 9 TOD1_6 interrupt status
|
|
TOD1IST.TOD17IST 8 TOD1_7 interrupt status
|
|
RESERVED00800BD4 0x00800BD4 RESERVED
|
|
FFP3 0x00800BD5 F/F Protect Register 3
|
|
FFP3.FP36 15 F/F36 protect
|
|
FFP3.FP35 14 F/F35 protect
|
|
FFP3.FP34 13 F/F34 protect
|
|
FFP3.FP33 12 F/F33 protect
|
|
FFP3.FP32 11 F/F32 protect
|
|
FFP3.FP31 10 F/F31 protect
|
|
FFP3.FP30 9 F/F30 protect
|
|
FFP3.FP20 8 F/F20 protect
|
|
RESERVED00800BD6 0x00800BD6 RESERVED
|
|
FFD3 0x00800BD7 F/F Data Register 3
|
|
FFD3.FD36 15 F/F36 output data
|
|
FFD3.FD35 14 F/F35 output data
|
|
FFD3.FD34 13 F/F34 output data
|
|
FFD3.FD33 12 F/F33 output data
|
|
FFD3.FD32 11 F/F32 output data
|
|
FFD3.FD31 10 F/F31 output data
|
|
FFD3.FD30 9 F/F30 output data
|
|
FFD3.FD29 8 F/F29 output data
|
|
RESERVED00800BD8 0x00800BD8 RESERVED
|
|
RESERVED00800BD9 0x00800BD9 RESERVED
|
|
TOD1CR 0x00800BDA TOD1 Control Register
|
|
TOD1CR.TOD17M_15 15 TOD1_7 operation mode selection
|
|
TOD1CR.TOD17M_14 14 TOD1_7 operation mode selection
|
|
TOD1CR.TOD16M_13 13 TOD1_6 operation mode selection
|
|
TOD1CR.TOD16M_12 12 TOD1_6 operation mode selection
|
|
TOD1CR.TOD15M_11 11 TOD1_5 operation mode selection
|
|
TOD1CR.TOD15M_10 10 TOD1_5 operation mode selection
|
|
TOD1CR.TOD14M_9 9 TOD1_4 operation mode selection
|
|
TOD1CR.TOD14M_8 8 TOD1_4 operation mode selection
|
|
TOD1CR.TOD13M_7 7 TOD1_3 operation mode selection
|
|
TOD1CR.TOD13M_6 6 TOD1_3 operation mode selection
|
|
TOD1CR.TOD12M_5 5 TOD1_2 operation mode selection
|
|
TOD1CR.TOD12M_4 4 TOD1_2 operation mode selection
|
|
TOD1CR.TOD11M_3 3 TOD1_1 operation mode selection
|
|
TOD1CR.TOD11M_2 2 TOD1_1 operation mode selection
|
|
TOD1CR.TOD10M_1 1 TOD1_0 operation mode selection
|
|
TOD1CR.TOD10M_0 0 TOD1_0 operation mode selection
|
|
RESERVED00800BDC 0x00800BDC RESERVED
|
|
TOD1PRO 0x00800BDD TOD1 Enable Protect Register
|
|
TOD1PRO.TOD17PRO 15 TOD1_7 enable protect
|
|
TOD1PRO.TOD16PRO 14 TOD1_6 enable protect
|
|
TOD1PRO.TOD15PRO 13 TOD1_5 enable protect
|
|
TOD1PRO.TOD14PRO 12 TOD1_4 enable protect
|
|
TOD1PRO.TOD13PRO 11 TOD1_3 enable protect
|
|
TOD1PRO.TOD12PRO 10 TOD1_2 enable protect
|
|
TOD1PRO.TOD11PRO 9 TOD1_1 enable protect
|
|
TOD1PRO.TOD10PRO 8 TOD1_0 enable protect
|
|
RESERVED00800BDE 0x00800BDE RESERVED
|
|
TOD1CEN 0x00800BDF TOD1 Count Enable Register
|
|
TOD1CEN.TOD17CEN 15 TOD1_7 count enable
|
|
TOD1CEN.TOD16CEN 14 TOD1_6 count enable
|
|
TOD1CEN.TOD15CEN 13 TOD1_5 count enable
|
|
TOD1CEN.TOD14CEN 12 TOD1_4 count enable
|
|
TOD1CEN.TOD13CEN 11 TOD1_3 count enable
|
|
TOD1CEN.TOD12CEN 10 TOD1_2 count enable
|
|
TOD1CEN.TOD11CEN 9 TOD1_1 count enable
|
|
TOD1CEN.TOD10CEN 8 TOD1_0 count enable
|
|
TID2CT 0x00800C8C TID2 Counter
|
|
TID2CT.TID2CT_15 15
|
|
TID2CT.TID2CT_14 14
|
|
TID2CT.TID2CT_13 13
|
|
TID2CT.TID2CT_12 12
|
|
TID2CT.TID2CT_11 11
|
|
TID2CT.TID2CT_10 10
|
|
TID2CT.TID2CT_9 9
|
|
TID2CT.TID2CT_8 8
|
|
TID2CT.TID2CT_7 7
|
|
TID2CT.TID2CT_6 6
|
|
TID2CT.TID2CT_5 5
|
|
TID2CT.TID2CT_4 4
|
|
TID2CT.TID2CT_3 3
|
|
TID2CT.TID2CT_2 2
|
|
TID2CT.TID2CT_1 1
|
|
TID2CT.TID2CT_0 0
|
|
TID2RL 0x00800C8E TID2 Reload Register
|
|
TID2RL.TID2RL_15 15
|
|
TID2RL.TID2RL_14 14
|
|
TID2RL.TID2RL_13 13
|
|
TID2RL.TID2RL_12 12
|
|
TID2RL.TID2RL_11 11
|
|
TID2RL.TID2RL_10 10
|
|
TID2RL.TID2RL_9 9
|
|
TID2RL.TID2RL_8 8
|
|
TID2RL.TID2RL_7 7
|
|
TID2RL.TID2RL_6 6
|
|
TID2RL.TID2RL_5 5
|
|
TID2RL.TID2RL_4 4
|
|
TID2RL.TID2RL_3 3
|
|
TID2RL.TID2RL_2 2
|
|
TID2RL.TID2RL_1 1
|
|
TID2RL.TID2RL_0 0
|
|
TOM00CT 0x00800C90 TOM0_0 Counter
|
|
TOM00CT.TOM00CT_15 15
|
|
TOM00CT.TOM00CT_14 14
|
|
TOM00CT.TOM00CT_13 13
|
|
TOM00CT.TOM00CT_12 12
|
|
TOM00CT.TOM00CT_11 11
|
|
TOM00CT.TOM00CT_10 10
|
|
TOM00CT.TOM00CT_9 9
|
|
TOM00CT.TOM00CT_8 8
|
|
TOM00CT.TOM00CT_7 7
|
|
TOM00CT.TOM00CT_6 6
|
|
TOM00CT.TOM00CT_5 5
|
|
TOM00CT.TOM00CT_4 4
|
|
TOM00CT.TOM00CT_3 3
|
|
TOM00CT.TOM00CT_2 2
|
|
TOM00CT.TOM00CT_1 1
|
|
TOM00CT.TOM00CT_0 0
|
|
RESERVED00800C92 0x00800C92 RESERVED
|
|
RESERVED00800C93 0x00800C93 RESERVED
|
|
TOM00RL1 0x00800C94 TOM0_0 Reload 1 Register
|
|
TOM00RL1.TOM00RL1_15 15
|
|
TOM00RL1.TOM00RL1_14 14
|
|
TOM00RL1.TOM00RL1_13 13
|
|
TOM00RL1.TOM00RL1_12 12
|
|
TOM00RL1.TOM00RL1_11 11
|
|
TOM00RL1.TOM00RL1_10 10
|
|
TOM00RL1.TOM00RL1_9 9
|
|
TOM00RL1.TOM00RL1_8 8
|
|
TOM00RL1.TOM00RL1_7 7
|
|
TOM00RL1.TOM00RL1_6 6
|
|
TOM00RL1.TOM00RL1_5 5
|
|
TOM00RL1.TOM00RL1_4 4
|
|
TOM00RL1.TOM00RL1_3 3
|
|
TOM00RL1.TOM00RL1_2 2
|
|
TOM00RL1.TOM00RL1_1 1
|
|
TOM00RL1.TOM00RL1_0 0
|
|
TOM00RL0 0x00800C96 TOM0_0 Reload 0 Register
|
|
TOM00RL0.TOM00RL0_15 15
|
|
TOM00RL0.TOM00RL0_14 14
|
|
TOM00RL0.TOM00RL0_13 13
|
|
TOM00RL0.TOM00RL0_12 12
|
|
TOM00RL0.TOM00RL0_11 11
|
|
TOM00RL0.TOM00RL0_10 10
|
|
TOM00RL0.TOM00RL0_9 9
|
|
TOM00RL0.TOM00RL0_8 8
|
|
TOM00RL0.TOM00RL0_7 7
|
|
TOM00RL0.TOM00RL0_6 6
|
|
TOM00RL0.TOM00RL0_5 5
|
|
TOM00RL0.TOM00RL0_4 4
|
|
TOM00RL0.TOM00RL0_3 3
|
|
TOM00RL0.TOM00RL0_2 2
|
|
TOM00RL0.TOM00RL0_1 1
|
|
TOM00RL0.TOM00RL0_0 0
|
|
TOM01CT 0x00800C98 TOM0_1 Counter
|
|
TOM01CT.TOM01CT_15 15
|
|
TOM01CT.TOM01CT_14 14
|
|
TOM01CT.TOM01CT_13 13
|
|
TOM01CT.TOM01CT_12 12
|
|
TOM01CT.TOM01CT_11 11
|
|
TOM01CT.TOM01CT_10 10
|
|
TOM01CT.TOM01CT_9 9
|
|
TOM01CT.TOM01CT_8 8
|
|
TOM01CT.TOM01CT_7 7
|
|
TOM01CT.TOM01CT_6 6
|
|
TOM01CT.TOM01CT_5 5
|
|
TOM01CT.TOM01CT_4 4
|
|
TOM01CT.TOM01CT_3 3
|
|
TOM01CT.TOM01CT_2 2
|
|
TOM01CT.TOM01CT_1 1
|
|
TOM01CT.TOM01CT_0 0
|
|
RESERVED00800C9A 0x00800C9A RESERVED
|
|
RESERVED00800C9B 0x00800C9B RESERVED
|
|
TOM01RL1 0x00800C9C TOM0_1 Reload 1 Register
|
|
TOM01RL1.TOM01RL1_15 15
|
|
TOM01RL1.TOM01RL1_14 14
|
|
TOM01RL1.TOM01RL1_13 13
|
|
TOM01RL1.TOM01RL1_12 12
|
|
TOM01RL1.TOM01RL1_11 11
|
|
TOM01RL1.TOM01RL1_10 10
|
|
TOM01RL1.TOM01RL1_9 9
|
|
TOM01RL1.TOM01RL1_8 8
|
|
TOM01RL1.TOM01RL1_7 7
|
|
TOM01RL1.TOM01RL1_6 6
|
|
TOM01RL1.TOM01RL1_5 5
|
|
TOM01RL1.TOM01RL1_4 4
|
|
TOM01RL1.TOM01RL1_3 3
|
|
TOM01RL1.TOM01RL1_2 2
|
|
TOM01RL1.TOM01RL1_1 1
|
|
TOM01RL1.TOM01RL1_0 0
|
|
TOM01RL0 0x00800C9E TOM0_1 Reload 0 Register
|
|
TOM01RL0.TOM01RL0_15 15
|
|
TOM01RL0.TOM01RL0_14 14
|
|
TOM01RL0.TOM01RL0_13 13
|
|
TOM01RL0.TOM01RL0_12 12
|
|
TOM01RL0.TOM01RL0_11 11
|
|
TOM01RL0.TOM01RL0_10 10
|
|
TOM01RL0.TOM01RL0_9 9
|
|
TOM01RL0.TOM01RL0_8 8
|
|
TOM01RL0.TOM01RL0_7 7
|
|
TOM01RL0.TOM01RL0_6 6
|
|
TOM01RL0.TOM01RL0_5 5
|
|
TOM01RL0.TOM01RL0_4 4
|
|
TOM01RL0.TOM01RL0_3 3
|
|
TOM01RL0.TOM01RL0_2 2
|
|
TOM01RL0.TOM01RL0_1 1
|
|
TOM01RL0.TOM01RL0_0 0
|
|
TOM02CT 0x00800CA0 TOM0_2 Counter
|
|
TOM02CT.TOM02CT_15 15
|
|
TOM02CT.TOM02CT_14 14
|
|
TOM02CT.TOM02CT_13 13
|
|
TOM02CT.TOM02CT_12 12
|
|
TOM02CT.TOM02CT_11 11
|
|
TOM02CT.TOM02CT_10 10
|
|
TOM02CT.TOM02CT_9 9
|
|
TOM02CT.TOM02CT_8 8
|
|
TOM02CT.TOM02CT_7 7
|
|
TOM02CT.TOM02CT_6 6
|
|
TOM02CT.TOM02CT_5 5
|
|
TOM02CT.TOM02CT_4 4
|
|
TOM02CT.TOM02CT_3 3
|
|
TOM02CT.TOM02CT_2 2
|
|
TOM02CT.TOM02CT_1 1
|
|
TOM02CT.TOM02CT_0 0
|
|
RESERVED00800CA2 0x00800CA2 RESERVED
|
|
RESERVED00800CA3 0x00800CA3 RESERVED
|
|
TOM02RL1 0x00800CA4 TOM0_2 Reload 1 Register
|
|
TOM02RL1.TOM02RL1_15 15
|
|
TOM02RL1.TOM02RL1_14 14
|
|
TOM02RL1.TOM02RL1_13 13
|
|
TOM02RL1.TOM02RL1_12 12
|
|
TOM02RL1.TOM02RL1_11 11
|
|
TOM02RL1.TOM02RL1_10 10
|
|
TOM02RL1.TOM02RL1_9 9
|
|
TOM02RL1.TOM02RL1_8 8
|
|
TOM02RL1.TOM02RL1_7 7
|
|
TOM02RL1.TOM02RL1_6 6
|
|
TOM02RL1.TOM02RL1_5 5
|
|
TOM02RL1.TOM02RL1_4 4
|
|
TOM02RL1.TOM02RL1_3 3
|
|
TOM02RL1.TOM02RL1_2 2
|
|
TOM02RL1.TOM02RL1_1 1
|
|
TOM02RL1.TOM02RL1_0 0
|
|
TOM02RL0 0x00800CA6 TOM0_2 Reload 0 Register
|
|
TOM02RL0.TOM02RL0_15 15
|
|
TOM02RL0.TOM02RL0_14 14
|
|
TOM02RL0.TOM02RL0_13 13
|
|
TOM02RL0.TOM02RL0_12 12
|
|
TOM02RL0.TOM02RL0_11 11
|
|
TOM02RL0.TOM02RL0_10 10
|
|
TOM02RL0.TOM02RL0_9 9
|
|
TOM02RL0.TOM02RL0_8 8
|
|
TOM02RL0.TOM02RL0_7 7
|
|
TOM02RL0.TOM02RL0_6 6
|
|
TOM02RL0.TOM02RL0_5 5
|
|
TOM02RL0.TOM02RL0_4 4
|
|
TOM02RL0.TOM02RL0_3 3
|
|
TOM02RL0.TOM02RL0_2 2
|
|
TOM02RL0.TOM02RL0_1 1
|
|
TOM02RL0.TOM02RL0_0 0
|
|
TOM03CT 0x00800CA8 TOM0_3 Counter
|
|
TOM03CT.TOM03CT_15 15
|
|
TOM03CT.TOM03CT_14 14
|
|
TOM03CT.TOM03CT_13 13
|
|
TOM03CT.TOM03CT_12 12
|
|
TOM03CT.TOM03CT_11 11
|
|
TOM03CT.TOM03CT_10 10
|
|
TOM03CT.TOM03CT_9 9
|
|
TOM03CT.TOM03CT_8 8
|
|
TOM03CT.TOM03CT_7 7
|
|
TOM03CT.TOM03CT_6 6
|
|
TOM03CT.TOM03CT_5 5
|
|
TOM03CT.TOM03CT_4 4
|
|
TOM03CT.TOM03CT_3 3
|
|
TOM03CT.TOM03CT_2 2
|
|
TOM03CT.TOM03CT_1 1
|
|
TOM03CT.TOM03CT_0 0
|
|
RESERVED00800CAA 0x00800CAA RESERVED
|
|
RESERVED00800CAB 0x00800CAB RESERVED
|
|
TOM03RL1 0x00800CAC TOM0_3 Reload 1 Register
|
|
TOM03RL1.TOM03RL1_15 15
|
|
TOM03RL1.TOM03RL1_14 14
|
|
TOM03RL1.TOM03RL1_13 13
|
|
TOM03RL1.TOM03RL1_12 12
|
|
TOM03RL1.TOM03RL1_11 11
|
|
TOM03RL1.TOM03RL1_10 10
|
|
TOM03RL1.TOM03RL1_9 9
|
|
TOM03RL1.TOM03RL1_8 8
|
|
TOM03RL1.TOM03RL1_7 7
|
|
TOM03RL1.TOM03RL1_6 6
|
|
TOM03RL1.TOM03RL1_5 5
|
|
TOM03RL1.TOM03RL1_4 4
|
|
TOM03RL1.TOM03RL1_3 3
|
|
TOM03RL1.TOM03RL1_2 2
|
|
TOM03RL1.TOM03RL1_1 1
|
|
TOM03RL1.TOM03RL1_0 0
|
|
TOM03RL0 0x00800CAE TOM0_3 Reload 0 Register
|
|
TOM03RL0.TOM03RL0_15 15
|
|
TOM03RL0.TOM03RL0_14 14
|
|
TOM03RL0.TOM03RL0_13 13
|
|
TOM03RL0.TOM03RL0_12 12
|
|
TOM03RL0.TOM03RL0_11 11
|
|
TOM03RL0.TOM03RL0_10 10
|
|
TOM03RL0.TOM03RL0_9 9
|
|
TOM03RL0.TOM03RL0_8 8
|
|
TOM03RL0.TOM03RL0_7 7
|
|
TOM03RL0.TOM03RL0_6 6
|
|
TOM03RL0.TOM03RL0_5 5
|
|
TOM03RL0.TOM03RL0_4 4
|
|
TOM03RL0.TOM03RL0_3 3
|
|
TOM03RL0.TOM03RL0_2 2
|
|
TOM03RL0.TOM03RL0_1 1
|
|
TOM03RL0.TOM03RL0_0 0
|
|
TOM04CT 0x00800CB0 TOM0_4 Counter
|
|
TOM04CT.TOM04CT_15 15
|
|
TOM04CT.TOM04CT_14 14
|
|
TOM04CT.TOM04CT_13 13
|
|
TOM04CT.TOM04CT_12 12
|
|
TOM04CT.TOM04CT_11 11
|
|
TOM04CT.TOM04CT_10 10
|
|
TOM04CT.TOM04CT_9 9
|
|
TOM04CT.TOM04CT_8 8
|
|
TOM04CT.TOM04CT_7 7
|
|
TOM04CT.TOM04CT_6 6
|
|
TOM04CT.TOM04CT_5 5
|
|
TOM04CT.TOM04CT_4 4
|
|
TOM04CT.TOM04CT_3 3
|
|
TOM04CT.TOM04CT_2 2
|
|
TOM04CT.TOM04CT_1 1
|
|
TOM04CT.TOM04CT_0 0
|
|
RESERVED00800CB2 0x00800CB2 RESERVED
|
|
RESERVED00800CB3 0x00800CB3 RESERVED
|
|
TOM04RL1 0x00800CB4 TOM0_4 Reload 1 Register
|
|
TOM04RL1.TOM04RL1_15 15
|
|
TOM04RL1.TOM04RL1_14 14
|
|
TOM04RL1.TOM04RL1_13 13
|
|
TOM04RL1.TOM04RL1_12 12
|
|
TOM04RL1.TOM04RL1_11 11
|
|
TOM04RL1.TOM04RL1_10 10
|
|
TOM04RL1.TOM04RL1_9 9
|
|
TOM04RL1.TOM04RL1_8 8
|
|
TOM04RL1.TOM04RL1_7 7
|
|
TOM04RL1.TOM04RL1_6 6
|
|
TOM04RL1.TOM04RL1_5 5
|
|
TOM04RL1.TOM04RL1_4 4
|
|
TOM04RL1.TOM04RL1_3 3
|
|
TOM04RL1.TOM04RL1_2 2
|
|
TOM04RL1.TOM04RL1_1 1
|
|
TOM04RL1.TOM04RL1_0 0
|
|
TOM04RL0 0x00800CB6 TOM0_4 Reload 0 Register
|
|
TOM04RL0.TOM04RL0_15 15
|
|
TOM04RL0.TOM04RL0_14 14
|
|
TOM04RL0.TOM04RL0_13 13
|
|
TOM04RL0.TOM04RL0_12 12
|
|
TOM04RL0.TOM04RL0_11 11
|
|
TOM04RL0.TOM04RL0_10 10
|
|
TOM04RL0.TOM04RL0_9 9
|
|
TOM04RL0.TOM04RL0_8 8
|
|
TOM04RL0.TOM04RL0_7 7
|
|
TOM04RL0.TOM04RL0_6 6
|
|
TOM04RL0.TOM04RL0_5 5
|
|
TOM04RL0.TOM04RL0_4 4
|
|
TOM04RL0.TOM04RL0_3 3
|
|
TOM04RL0.TOM04RL0_2 2
|
|
TOM04RL0.TOM04RL0_1 1
|
|
TOM04RL0.TOM04RL0_0 0
|
|
TOM05CT 0x00800CB8 TOM0_5 Counter
|
|
TOM05CT.TOM05CT_15 15
|
|
TOM05CT.TOM05CT_14 14
|
|
TOM05CT.TOM05CT_13 13
|
|
TOM05CT.TOM05CT_12 12
|
|
TOM05CT.TOM05CT_11 11
|
|
TOM05CT.TOM05CT_10 10
|
|
TOM05CT.TOM05CT_9 9
|
|
TOM05CT.TOM05CT_8 8
|
|
TOM05CT.TOM05CT_7 7
|
|
TOM05CT.TOM05CT_6 6
|
|
TOM05CT.TOM05CT_5 5
|
|
TOM05CT.TOM05CT_4 4
|
|
TOM05CT.TOM05CT_3 3
|
|
TOM05CT.TOM05CT_2 2
|
|
TOM05CT.TOM05CT_1 1
|
|
TOM05CT.TOM05CT_0 0
|
|
RESERVED00800CBA 0x00800CBA RESERVED
|
|
RESERVED00800CBB 0x00800CBB RESERVED
|
|
TOM05RL1 0x00800CBC TOM0_5 Reload 1 Register
|
|
TOM05RL1.TOM05RL1_15 15
|
|
TOM05RL1.TOM05RL1_14 14
|
|
TOM05RL1.TOM05RL1_13 13
|
|
TOM05RL1.TOM05RL1_12 12
|
|
TOM05RL1.TOM05RL1_11 11
|
|
TOM05RL1.TOM05RL1_10 10
|
|
TOM05RL1.TOM05RL1_9 9
|
|
TOM05RL1.TOM05RL1_8 8
|
|
TOM05RL1.TOM05RL1_7 7
|
|
TOM05RL1.TOM05RL1_6 6
|
|
TOM05RL1.TOM05RL1_5 5
|
|
TOM05RL1.TOM05RL1_4 4
|
|
TOM05RL1.TOM05RL1_3 3
|
|
TOM05RL1.TOM05RL1_2 2
|
|
TOM05RL1.TOM05RL1_1 1
|
|
TOM05RL1.TOM05RL1_0 0
|
|
TOM05RL0 0x00800CBE TOM0_5 Reload 0 Register
|
|
TOM05RL0.TOM05RL0_15 15
|
|
TOM05RL0.TOM05RL0_14 14
|
|
TOM05RL0.TOM05RL0_13 13
|
|
TOM05RL0.TOM05RL0_12 12
|
|
TOM05RL0.TOM05RL0_11 11
|
|
TOM05RL0.TOM05RL0_10 10
|
|
TOM05RL0.TOM05RL0_9 9
|
|
TOM05RL0.TOM05RL0_8 8
|
|
TOM05RL0.TOM05RL0_7 7
|
|
TOM05RL0.TOM05RL0_6 6
|
|
TOM05RL0.TOM05RL0_5 5
|
|
TOM05RL0.TOM05RL0_4 4
|
|
TOM05RL0.TOM05RL0_3 3
|
|
TOM05RL0.TOM05RL0_2 2
|
|
TOM05RL0.TOM05RL0_1 1
|
|
TOM05RL0.TOM05RL0_0 0
|
|
TOM06CT 0x00800CC0 TOM0_6 Counter
|
|
TOM06CT.TOM06CT_15 15
|
|
TOM06CT.TOM06CT_14 14
|
|
TOM06CT.TOM06CT_13 13
|
|
TOM06CT.TOM06CT_12 12
|
|
TOM06CT.TOM06CT_11 11
|
|
TOM06CT.TOM06CT_10 10
|
|
TOM06CT.TOM06CT_9 9
|
|
TOM06CT.TOM06CT_8 8
|
|
TOM06CT.TOM06CT_7 7
|
|
TOM06CT.TOM06CT_6 6
|
|
TOM06CT.TOM06CT_5 5
|
|
TOM06CT.TOM06CT_4 4
|
|
TOM06CT.TOM06CT_3 3
|
|
TOM06CT.TOM06CT_2 2
|
|
TOM06CT.TOM06CT_1 1
|
|
TOM06CT.TOM06CT_0 0
|
|
RESERVED00800CC2 0x00800CC2 RESERVED
|
|
RESERVED00800CC3 0x00800CC3 RESERVED
|
|
TOM06RL1 0x00800CC4 TOM0_6 Reload 1 Register
|
|
TOM06RL1.TOM06RL1_15 15
|
|
TOM06RL1.TOM06RL1_14 14
|
|
TOM06RL1.TOM06RL1_13 13
|
|
TOM06RL1.TOM06RL1_12 12
|
|
TOM06RL1.TOM06RL1_11 11
|
|
TOM06RL1.TOM06RL1_10 10
|
|
TOM06RL1.TOM06RL1_9 9
|
|
TOM06RL1.TOM06RL1_8 8
|
|
TOM06RL1.TOM06RL1_7 7
|
|
TOM06RL1.TOM06RL1_6 6
|
|
TOM06RL1.TOM06RL1_5 5
|
|
TOM06RL1.TOM06RL1_4 4
|
|
TOM06RL1.TOM06RL1_3 3
|
|
TOM06RL1.TOM06RL1_2 2
|
|
TOM06RL1.TOM06RL1_1 1
|
|
TOM06RL1.TOM06RL1_0 0
|
|
TOM06RL0 0x00800CC6 TOM0_6 Reload 0 Register
|
|
TOM06RL0.TOM06RL0_15 15
|
|
TOM06RL0.TOM06RL0_14 14
|
|
TOM06RL0.TOM06RL0_13 13
|
|
TOM06RL0.TOM06RL0_12 12
|
|
TOM06RL0.TOM06RL0_11 11
|
|
TOM06RL0.TOM06RL0_10 10
|
|
TOM06RL0.TOM06RL0_9 9
|
|
TOM06RL0.TOM06RL0_8 8
|
|
TOM06RL0.TOM06RL0_7 7
|
|
TOM06RL0.TOM06RL0_6 6
|
|
TOM06RL0.TOM06RL0_5 5
|
|
TOM06RL0.TOM06RL0_4 4
|
|
TOM06RL0.TOM06RL0_3 3
|
|
TOM06RL0.TOM06RL0_2 2
|
|
TOM06RL0.TOM06RL0_1 1
|
|
TOM06RL0.TOM06RL0_0 0
|
|
TOM07CT 0x00800CC8 TOM0_7 Counter
|
|
TOM07CT.TOM07CT_15 15
|
|
TOM07CT.TOM07CT_14 14
|
|
TOM07CT.TOM07CT_13 13
|
|
TOM07CT.TOM07CT_12 12
|
|
TOM07CT.TOM07CT_11 11
|
|
TOM07CT.TOM07CT_10 10
|
|
TOM07CT.TOM07CT_9 9
|
|
TOM07CT.TOM07CT_8 8
|
|
TOM07CT.TOM07CT_7 7
|
|
TOM07CT.TOM07CT_6 6
|
|
TOM07CT.TOM07CT_5 5
|
|
TOM07CT.TOM07CT_4 4
|
|
TOM07CT.TOM07CT_3 3
|
|
TOM07CT.TOM07CT_2 2
|
|
TOM07CT.TOM07CT_1 1
|
|
TOM07CT.TOM07CT_0 0
|
|
RESERVED00800CCA 0x00800CCA RESERVED
|
|
RESERVED00800CCB 0x00800CCB RESERVED
|
|
TOM07RL1 0x00800CCC TOM0_7 Reload 1 Register
|
|
TOM07RL1.TOM07RL1_15 15
|
|
TOM07RL1.TOM07RL1_14 14
|
|
TOM07RL1.TOM07RL1_13 13
|
|
TOM07RL1.TOM07RL1_12 12
|
|
TOM07RL1.TOM07RL1_11 11
|
|
TOM07RL1.TOM07RL1_10 10
|
|
TOM07RL1.TOM07RL1_9 9
|
|
TOM07RL1.TOM07RL1_8 8
|
|
TOM07RL1.TOM07RL1_7 7
|
|
TOM07RL1.TOM07RL1_6 6
|
|
TOM07RL1.TOM07RL1_5 5
|
|
TOM07RL1.TOM07RL1_4 4
|
|
TOM07RL1.TOM07RL1_3 3
|
|
TOM07RL1.TOM07RL1_2 2
|
|
TOM07RL1.TOM07RL1_1 1
|
|
TOM07RL1.TOM07RL1_0 0
|
|
TOM07RL0 0x00800CCE TOM0_7 Reload 0 Register
|
|
TOM07RL0.TOM07RL0_15 15
|
|
TOM07RL0.TOM07RL0_14 14
|
|
TOM07RL0.TOM07RL0_13 13
|
|
TOM07RL0.TOM07RL0_12 12
|
|
TOM07RL0.TOM07RL0_11 11
|
|
TOM07RL0.TOM07RL0_10 10
|
|
TOM07RL0.TOM07RL0_9 9
|
|
TOM07RL0.TOM07RL0_8 8
|
|
TOM07RL0.TOM07RL0_7 7
|
|
TOM07RL0.TOM07RL0_6 6
|
|
TOM07RL0.TOM07RL0_5 5
|
|
TOM07RL0.TOM07RL0_4 4
|
|
TOM07RL0.TOM07RL0_3 3
|
|
TOM07RL0.TOM07RL0_2 2
|
|
TOM07RL0.TOM07RL0_1 1
|
|
TOM07RL0.TOM07RL0_0 0
|
|
PRS5 0x00800CD0 Prescaler Register 5
|
|
PRS5.PRS5_7 7
|
|
PRS5.PRS5_6 6
|
|
PRS5.PRS5_5 5
|
|
PRS5.PRS5_4 4
|
|
PRS5.PRS5_3 3
|
|
PRS5.PRS5_2 2
|
|
PRS5.PRS5_1 1
|
|
PRS5.PRS5_0 0
|
|
TID2PRS5EN 0x00800CD1 TID2 Control & Prescaler 5 Enable Register
|
|
TID2PRS5EN.PRS5EN 15 Prescaler 5 enable
|
|
TID2PRS5EN.TID2ENO 13 TID2 enable output enable
|
|
TID2PRS5EN.TID2CEN 11 TID2 count enable
|
|
TID2PRS5EN.TID2M_10 10 TID2 operation mode selection
|
|
TID2PRS5EN.TID2M_9 9 TID2 operation mode selection
|
|
TOM0IMA 0x00800CD2 TOM0 Interrupt Mask Register
|
|
TOM0IMA.TOM00IMA 7 TOM0_0 interrupt mask
|
|
TOM0IMA.TOM01IMA 6 TOM0_1 interrupt mask
|
|
TOM0IMA.TOM02IMA 5 TOM0_2 interrupt mask
|
|
TOM0IMA.TOM03IMA 4 TOM0_3 interrupt mask
|
|
TOM0IMA.TOM04IMA 3 TOM0_4 interrupt mask
|
|
TOM0IMA.TOM05IMA 2 TOM0_5 interrupt mask
|
|
TOM0IMA.TOM06IMA 1 TOM0_6 interrupt mask
|
|
TOM0IMA.TOM07IMA 0 TOM0_7 interrupt mask
|
|
TOM0IST 0x00800CD3 TOM0 Interrupt Status Register
|
|
TOM0IST.TOM00IST 15 TOM0_0 interrupt status
|
|
TOM0IST.TOM01IST 14 TOM0_1 interrupt status
|
|
TOM0IST.TOM02IST 13 TOM0_2 interrupt status
|
|
TOM0IST.TOM03IST 12 TOM0_3 interrupt status
|
|
TOM0IST.TOM04IST 11 TOM0_4 interrupt status
|
|
TOM0IST.TOM05IST 10 TOM0_5 interrupt status
|
|
TOM0IST.TOM06IST 9 TOM0_6 interrupt status
|
|
TOM0IST.TOM07IST 8 TOM0_7 interrupt status
|
|
RESERVED00800CD4 0x00800CD4 RESERVED
|
|
FFP4 0x00800CD5 F/F Protect Register 4
|
|
FFP4.FP44 15 F/F44 protect
|
|
FFP4.FP43 14 F/F43 protect
|
|
FFP4.FP42 13 F/F42 protect
|
|
FFP4.FP41 12 F/F41 protect
|
|
FFP4.FP40 11 F/F40 protect
|
|
FFP4.FP39 10 F/F39 protect
|
|
FFP4.FP38 9 F/F38 protect
|
|
FFP4.FP37 8 F/F37 protect
|
|
RESERVED00800CD6 0x00800CD6 RESERVED
|
|
FFD4 0x00800CD7 F/F Data Register 4
|
|
FFD4.FD44 15 F/F44 output data
|
|
FFD4.FD43 14 F/F43 output data
|
|
FFD4.FD42 13 F/F42 output data
|
|
FFD4.FD41 12 F/F41 output data
|
|
FFD4.FD40 11 F/F40 output data
|
|
FFD4.FD39 10 F/F39 output data
|
|
FFD4.FD38 9 F/F38 output data
|
|
FFD4.FD37 8 F/F37 output data
|
|
RESERVED00800CD8 0x00800CD8 RESERVED
|
|
RESERVED00800CD9 0x00800CD9 RESERVED
|
|
TOM0CR 0x00800CDA TOM0 Control Register
|
|
TOM0CR.TOM07M_15 15 TOM0_7 operation mode selection
|
|
TOM0CR.TOM07M_14 14 TOM0_7 operation mode selection
|
|
TOM0CR.TOM06M_13 13 TOM0_6 operation mode selection
|
|
TOM0CR.TOM06M_12 12 TOM0_6 operation mode selection
|
|
TOM0CR.TOM05M_11 11 TOM0_5 operation mode selection
|
|
TOM0CR.TOM05M_10 10 TOM0_5 operation mode selection
|
|
TOM0CR.TOM04M_9 9 TOM0_4 operation mode selection
|
|
TOM0CR.TOM04M_8 8 TOM0_4 operation mode selection
|
|
TOM0CR.TOM03M_7 7 TOM0_3 operation mode selection
|
|
TOM0CR.TOM03M_6 6 TOM0_3 operation mode selection
|
|
TOM0CR.TOM02M_5 5 TOM0_2 operation mode selection
|
|
TOM0CR.TOM02M_4 4 TOM0_2 operation mode selection
|
|
TOM0CR.TOM01M_3 3 TOM0_1 operation mode selection
|
|
TOM0CR.TOM01M_2 2 TOM0_1 operation mode selection
|
|
TOM0CR.TOM00M_1 1 TOM0_0 operation mode selection
|
|
TOM0CR.TOM00M_0 0 TOM0_0 operation mode selection
|
|
RESERVED00800CDC 0x00800CDC RESERVED
|
|
TOM0PRO 0x00800CDD TOM0 Enable Protect Register
|
|
TOM0PRO.TOM07PRO_15 15 TOM0_7 enable protect
|
|
TOM0PRO.TOM07PRO_14 14 TOM0_7 enable protect
|
|
TOM0PRO.TOM06PRO_13 13 TOM0_6 enable protect
|
|
TOM0PRO.TOM06PRO_12 12 TOM0_6 enable protect
|
|
TOM0PRO.TOM05PRO_11 11 TOM0_5 enable protect
|
|
TOM0PRO.TOM05PRO_10 10 TOM0_5 enable protect
|
|
TOM0PRO.TOM04PRO_9 9 TOM0_4 enable protect
|
|
TOM0PRO.TOM04PRO_8 8 TOM0_4 enable protect
|
|
TOM0PRO.TOM03PRO_7 7 TOM0_3 enable protect
|
|
TOM0PRO.TOM03PRO_6 6 TOM0_3 enable protect
|
|
TOM0PRO.TOM02PRO_5 5 TOM0_2 enable protect
|
|
TOM0PRO.TOM02PRO_4 4 TOM0_2 enable protect
|
|
TOM0PRO.TOM01PRO_3 3 TOM0_1 enable protect
|
|
TOM0PRO.TOM01PRO_2 2 TOM0_1 enable protect
|
|
TOM0PRO.TOM00PRO_1 1 TOM0_0 enable protect
|
|
TOM0PRO.TOM00PRO_0 0 TOM0_0 enable protect
|
|
RESERVED00800CDE 0x00800CDE RESERVED
|
|
TOM0CEN 0x00800CDF TOM0 Count Enable Register
|
|
TOM0CEN.TOM07CEN 15 TOM0_7 count enable
|
|
TOM0CEN.TOM06CEN 14 TOM0_6 count enable
|
|
TOM0CEN.TOM05CEN 13 TOM0_5 count enable
|
|
TOM0CEN.TOM04CEN 12 TOM0_4 count enable
|
|
TOM0CEN.TOM03CEN 11 TOM0_3 count enable
|
|
TOM0CEN.TOM02CEN 10 TOM0_2 count enable
|
|
TOM0CEN.TOM01CEN 9 TOM0_1 count enable
|
|
TOM0CEN.TOM00CEN 8 TOM0_0 count enable
|
|
TML1CTH 0x00800FE0 TML1 Counter, High
|
|
TML1CTH.TML1CTH_15 15
|
|
TML1CTH.TML1CTH_14 14
|
|
TML1CTH.TML1CTH_13 13
|
|
TML1CTH.TML1CTH_12 12
|
|
TML1CTH.TML1CTH_11 11
|
|
TML1CTH.TML1CTH_10 10
|
|
TML1CTH.TML1CTH_9 9
|
|
TML1CTH.TML1CTH_8 8
|
|
TML1CTH.TML1CTH_7 7
|
|
TML1CTH.TML1CTH_6 6
|
|
TML1CTH.TML1CTH_5 5
|
|
TML1CTH.TML1CTH_4 4
|
|
TML1CTH.TML1CTH_3 3
|
|
TML1CTH.TML1CTH_2 2
|
|
TML1CTH.TML1CTH_1 1
|
|
TML1CTH.TML1CTH_0 0
|
|
TML1CTL 0x00800FE2 TML1 Counter, Low
|
|
TML1CTL.TML1CTL_15 15
|
|
TML1CTL.TML1CTL_14 14
|
|
TML1CTL.TML1CTL_13 13
|
|
TML1CTL.TML1CTL_12 12
|
|
TML1CTL.TML1CTL_11 11
|
|
TML1CTL.TML1CTL_10 10
|
|
TML1CTL.TML1CTL_9 9
|
|
TML1CTL.TML1CTL_8 8
|
|
TML1CTL.TML1CTL_7 7
|
|
TML1CTL.TML1CTL_6 6
|
|
TML1CTL.TML1CTL_5 5
|
|
TML1CTL.TML1CTL_4 4
|
|
TML1CTL.TML1CTL_3 3
|
|
TML1CTL.TML1CTL_2 2
|
|
TML1CTL.TML1CTL_1 1
|
|
TML1CTL.TML1CTL_0 0
|
|
RESERVED00800FE4 0x00800FE4 RESERVED
|
|
RESERVED00800FE5 0x00800FE5 RESERVED
|
|
RESERVED00800FE6 0x00800FE6 RESERVED
|
|
RESERVED00800FE7 0x00800FE7 RESERVED
|
|
RESERVED00800FE8 0x00800FE8 RESERVED
|
|
RESERVED00800FE9 0x00800FE9 RESERVED
|
|
RESERVED00800FEA 0x00800FEA RESERVED
|
|
TML1CR 0x00800FEB TML1 Control Register
|
|
TML1CR.TML1CKS 15 TML1 clock source selection
|
|
TML1CR.TML1SS3 11 TML1 measure 3 source selection
|
|
TML1CR.TML1SS2 10 TML1 measure 2 source selection
|
|
TML1CR.TML1SS1 9 TML1 measure 1 source selection
|
|
TML1CR.TML1SS0 8 TML1 measure 0 source selection
|
|
RESERVED00800FEC 0x00800FEC RESERVED
|
|
RESERVED00800FED 0x00800FED RESERVED
|
|
RESERVED00800FEE 0x00800FEE RESERVED
|
|
RESERVED00800FEF 0x00800FEF RESERVED
|
|
TML1MR3H 0x00800FF0 TML1 Measure 3 Register, High
|
|
TML1MR3H.TML1MR3H_15 15
|
|
TML1MR3H.TML1MR3H_14 14
|
|
TML1MR3H.TML1MR3H_13 13
|
|
TML1MR3H.TML1MR3H_12 12
|
|
TML1MR3H.TML1MR3H_11 11
|
|
TML1MR3H.TML1MR3H_10 10
|
|
TML1MR3H.TML1MR3H_9 9
|
|
TML1MR3H.TML1MR3H_8 8
|
|
TML1MR3H.TML1MR3H_7 7
|
|
TML1MR3H.TML1MR3H_6 6
|
|
TML1MR3H.TML1MR3H_5 5
|
|
TML1MR3H.TML1MR3H_4 4
|
|
TML1MR3H.TML1MR3H_3 3
|
|
TML1MR3H.TML1MR3H_2 2
|
|
TML1MR3H.TML1MR3H_1 1
|
|
TML1MR3H.TML1MR3H_0 0
|
|
TML1MR3L 0x00800FF2 TML1 Measure 3 Register, Low
|
|
TML1MR3L.TML1MR3L_15 15
|
|
TML1MR3L.TML1MR3L_14 14
|
|
TML1MR3L.TML1MR3L_13 13
|
|
TML1MR3L.TML1MR3L_12 12
|
|
TML1MR3L.TML1MR3L_11 11
|
|
TML1MR3L.TML1MR3L_10 10
|
|
TML1MR3L.TML1MR3L_9 9
|
|
TML1MR3L.TML1MR3L_8 8
|
|
TML1MR3L.TML1MR3L_7 7
|
|
TML1MR3L.TML1MR3L_6 6
|
|
TML1MR3L.TML1MR3L_5 5
|
|
TML1MR3L.TML1MR3L_4 4
|
|
TML1MR3L.TML1MR3L_3 3
|
|
TML1MR3L.TML1MR3L_2 2
|
|
TML1MR3L.TML1MR3L_1 1
|
|
TML1MR3L.TML1MR3L_0 0
|
|
TML1MR2H 0x00800FF4 TML1 Measure 2 Register, High
|
|
TML1MR2H.TML1MR2H_15 15
|
|
TML1MR2H.TML1MR2H_14 14
|
|
TML1MR2H.TML1MR2H_13 13
|
|
TML1MR2H.TML1MR2H_12 12
|
|
TML1MR2H.TML1MR2H_11 11
|
|
TML1MR2H.TML1MR2H_10 10
|
|
TML1MR2H.TML1MR2H_9 9
|
|
TML1MR2H.TML1MR2H_8 8
|
|
TML1MR2H.TML1MR2H_7 7
|
|
TML1MR2H.TML1MR2H_6 6
|
|
TML1MR2H.TML1MR2H_5 5
|
|
TML1MR2H.TML1MR2H_4 4
|
|
TML1MR2H.TML1MR2H_3 3
|
|
TML1MR2H.TML1MR2H_2 2
|
|
TML1MR2H.TML1MR2H_1 1
|
|
TML1MR2H.TML1MR2H_0 0
|
|
TML1MR2L 0x00800FF6 TML1 Measure 2 Register, Low
|
|
TML1MR2L.TML1MR2L_15 15
|
|
TML1MR2L.TML1MR2L_14 14
|
|
TML1MR2L.TML1MR2L_13 13
|
|
TML1MR2L.TML1MR2L_12 12
|
|
TML1MR2L.TML1MR2L_11 11
|
|
TML1MR2L.TML1MR2L_10 10
|
|
TML1MR2L.TML1MR2L_9 9
|
|
TML1MR2L.TML1MR2L_8 8
|
|
TML1MR2L.TML1MR2L_7 7
|
|
TML1MR2L.TML1MR2L_6 6
|
|
TML1MR2L.TML1MR2L_5 5
|
|
TML1MR2L.TML1MR2L_4 4
|
|
TML1MR2L.TML1MR2L_3 3
|
|
TML1MR2L.TML1MR2L_2 2
|
|
TML1MR2L.TML1MR2L_1 1
|
|
TML1MR2L.TML1MR2L_0 0
|
|
TML1MR1H 0x00800FF8 TML1 Measure 1 Register, High
|
|
TML1MR1H.TML1MR1H_15 15
|
|
TML1MR1H.TML1MR1H_14 14
|
|
TML1MR1H.TML1MR1H_13 13
|
|
TML1MR1H.TML1MR1H_12 12
|
|
TML1MR1H.TML1MR1H_11 11
|
|
TML1MR1H.TML1MR1H_10 10
|
|
TML1MR1H.TML1MR1H_9 9
|
|
TML1MR1H.TML1MR1H_8 8
|
|
TML1MR1H.TML1MR1H_7 7
|
|
TML1MR1H.TML1MR1H_6 6
|
|
TML1MR1H.TML1MR1H_5 5
|
|
TML1MR1H.TML1MR1H_4 4
|
|
TML1MR1H.TML1MR1H_3 3
|
|
TML1MR1H.TML1MR1H_2 2
|
|
TML1MR1H.TML1MR1H_1 1
|
|
TML1MR1H.TML1MR1H_0 0
|
|
TML1MR1L 0x00800FFA TML1 Measure 1 Register, Low
|
|
TML1MR1L.TML1MR1L_15 15
|
|
TML1MR1L.TML1MR1L_14 14
|
|
TML1MR1L.TML1MR1L_13 13
|
|
TML1MR1L.TML1MR1L_12 12
|
|
TML1MR1L.TML1MR1L_11 11
|
|
TML1MR1L.TML1MR1L_10 10
|
|
TML1MR1L.TML1MR1L_9 9
|
|
TML1MR1L.TML1MR1L_8 8
|
|
TML1MR1L.TML1MR1L_7 7
|
|
TML1MR1L.TML1MR1L_6 6
|
|
TML1MR1L.TML1MR1L_5 5
|
|
TML1MR1L.TML1MR1L_4 4
|
|
TML1MR1L.TML1MR1L_3 3
|
|
TML1MR1L.TML1MR1L_2 2
|
|
TML1MR1L.TML1MR1L_1 1
|
|
TML1MR1L.TML1MR1L_0 0
|
|
TML1MR0H 0x00800FFC TML1 Measure 0 Register, High
|
|
TML1MR0H.TML1MR0H_15 15
|
|
TML1MR0H.TML1MR0H_14 14
|
|
TML1MR0H.TML1MR0H_13 13
|
|
TML1MR0H.TML1MR0H_12 12
|
|
TML1MR0H.TML1MR0H_11 11
|
|
TML1MR0H.TML1MR0H_10 10
|
|
TML1MR0H.TML1MR0H_9 9
|
|
TML1MR0H.TML1MR0H_8 8
|
|
TML1MR0H.TML1MR0H_7 7
|
|
TML1MR0H.TML1MR0H_6 6
|
|
TML1MR0H.TML1MR0H_5 5
|
|
TML1MR0H.TML1MR0H_4 4
|
|
TML1MR0H.TML1MR0H_3 3
|
|
TML1MR0H.TML1MR0H_2 2
|
|
TML1MR0H.TML1MR0H_1 1
|
|
TML1MR0H.TML1MR0H_0 0
|
|
TML1MR0L 0x00800FFE TML1 Measure 0 Register, Low
|
|
TML1MR0L.TML1MR0L_15 15
|
|
TML1MR0L.TML1MR0L_14 14
|
|
TML1MR0L.TML1MR0L_13 13
|
|
TML1MR0L.TML1MR0L_12 12
|
|
TML1MR0L.TML1MR0L_11 11
|
|
TML1MR0L.TML1MR0L_10 10
|
|
TML1MR0L.TML1MR0L_9 9
|
|
TML1MR0L.TML1MR0L_8 8
|
|
TML1MR0L.TML1MR0L_7 7
|
|
TML1MR0L.TML1MR0L_6 6
|
|
TML1MR0L.TML1MR0L_5 5
|
|
TML1MR0L.TML1MR0L_4 4
|
|
TML1MR0L.TML1MR0L_3 3
|
|
TML1MR0L.TML1MR0L_2 2
|
|
TML1MR0L.TML1MR0L_1 1
|
|
TML1MR0L.TML1MR0L_0 0
|
|
CAN0CNT 0x00801000 CAN0 Control Register
|
|
CAN0CNT.RST 15 CAN reset
|
|
CAN0CNT.LBM 14 Loopback mode
|
|
CAN0CNT.BCM 12 BasicCAN mode
|
|
CAN0CNT.FRST 11 Forcible reset
|
|
CAN0CNT.TSP_7 7 Time stamp prescaler
|
|
CAN0CNT.TSP_6 6 Time stamp prescaler
|
|
CAN0CNT.TSR 5 Time stamp Counter reset
|
|
CAN0CNT.RBO 4 Return bus off
|
|
CAN0STAT 0x00801002 CAN0 Status Register
|
|
CAN0STAT.MSN_15 15 Message slot number
|
|
CAN0STAT.MSN_14 14 Message slot number
|
|
CAN0STAT.MSN_13 13 Message slot number
|
|
CAN0STAT.MSN_12 12 Message slot number
|
|
CAN0STAT.TSC 11 Transmit complete status
|
|
CAN0STAT.RSC 10 Receive complete status
|
|
CAN0STAT.TSB 9 Transmit status
|
|
CAN0STAT.RSB 8 Receive status
|
|
CAN0STAT.CRS 7 CAN reset status
|
|
CAN0STAT.LBS 6 Loopback status
|
|
CAN0STAT.BCS 4 BasicCAN status
|
|
CAN0STAT.CBS 3 CAN bus erro
|
|
CAN0STAT.EPS 2 Error passive status
|
|
CAN0STAT.BOS 1 Bus off status
|
|
CAN0EXTID 0x00801004 CAN0 Extension ID Register
|
|
CAN0EXTID.IDE15 15 Extended ID15
|
|
CAN0EXTID.IDE14 14 Extended ID14
|
|
CAN0EXTID.IDE13 13 Extended ID13
|
|
CAN0EXTID.IDE12 12 Extended ID12
|
|
CAN0EXTID.IDE11 11 Extended ID11
|
|
CAN0EXTID.IDE10 10 Extended ID10
|
|
CAN0EXTID.IDE9 9 Extended ID9
|
|
CAN0EXTID.IDE8 8 Extended ID8
|
|
CAN0EXTID.IDE7 7 Extended ID7
|
|
CAN0EXTID.IDE6 6 Extended ID6
|
|
CAN0EXTID.IDE5 5 Extended ID5
|
|
CAN0EXTID.IDE4 4 Extended ID4
|
|
CAN0EXTID.IDE3 3 Extended ID3
|
|
CAN0EXTID.IDE2 2 Extended ID2
|
|
CAN0EXTID.IDE1 1 Extended ID1
|
|
CAN0EXTID.IDE0 0 Extended ID0
|
|
CAN0CONF 0x00801006 CAN0 Configuration Register
|
|
CAN0CONF.SAM 11 Number of times sampled
|
|
CAN0CONF.PRB_10 10 Propagation Segment
|
|
CAN0CONF.PRB_9 9 Propagation Segment
|
|
CAN0CONF.PRB_8 8 Propagation Segment
|
|
CAN0CONF.PH1_7 7 Phase Segment1
|
|
CAN0CONF.PH1_6 6 Phase Segment1
|
|
CAN0CONF.PH1_5 5 Phase Segment1
|
|
CAN0CONF.PH2_4 4 Phase Segment2
|
|
CAN0CONF.PH2_3 3 Phase Segment2
|
|
CAN0CONF.PH2_2 2 Phase Segment2
|
|
CAN0CONF.SJW_1 1 reSynchronization Jump Width
|
|
CAN0CONF.SJW_0 0 reSynchronization Jump Width
|
|
CAN0TSTMP 0x00801008 CAN0 Time Stamp Count Register
|
|
CAN0TSTMP.CANSTMP_15 15
|
|
CAN0TSTMP.CANSTMP_14 14
|
|
CAN0TSTMP.CANSTMP_13 13
|
|
CAN0TSTMP.CANSTMP_12 12
|
|
CAN0TSTMP.CANSTMP_11 11
|
|
CAN0TSTMP.CANSTMP_10 10
|
|
CAN0TSTMP.CANSTMP_9 9
|
|
CAN0TSTMP.CANSTMP_8 8
|
|
CAN0TSTMP.CANSTMP_7 7
|
|
CAN0TSTMP.CANSTMP_6 6
|
|
CAN0TSTMP.CANSTMP_5 5
|
|
CAN0TSTMP.CANSTMP_4 4
|
|
CAN0TSTMP.CANSTMP_3 3
|
|
CAN0TSTMP.CANSTMP_2 2
|
|
CAN0TSTMP.CANSTMP_1 1
|
|
CAN0TSTMP.CANSTMP_0 0
|
|
CAN0REC 0x0080100A CAN0 Receive Error Count Register
|
|
CAN0REC.REC_7 7 Receive error counter bit 7
|
|
CAN0REC.REC_6 6 Receive error counter bit 6
|
|
CAN0REC.REC_5 5 Receive error counter bit 5
|
|
CAN0REC.REC_4 4 Receive error counter bit 4
|
|
CAN0REC.REC_3 3 Receive error counter bit 3
|
|
CAN0REC.REC_2 2 Receive error counter bit 2
|
|
CAN0REC.REC_1 1 Receive error counter bit 1
|
|
CAN0REC.REC_0 0 Receive error counter bit 0
|
|
CAN0TEC 0x0080100B CAN0 Transmit Error Count Register
|
|
CAN0TEC.TEC_15 15 Transmit error counter bit 15
|
|
CAN0TEC.TEC_14 14 Transmit error counter bit 14
|
|
CAN0TEC.TEC_13 13 Transmit error counter bit 13
|
|
CAN0TEC.TEC_12 12 Transmit error counter bit 12
|
|
CAN0TEC.TEC_11 11 Transmit error counter bit 11
|
|
CAN0TEC.TEC_10 10 Transmit error counter bit 10
|
|
CAN0TEC.TEC_9 9 Transmit error counter bit 9
|
|
CAN0TEC.TEC_8 8 Transmit error counter bit 8
|
|
CAN0SLIST 0x0080100C CAN0 Slot Interrupt Status Register
|
|
CAN0SLIST.SSB15 15 Slot 15 interrupt request status
|
|
CAN0SLIST.SSB14 14 Slot 14 interrupt request status
|
|
CAN0SLIST.SSB13 13 Slot 13 interrupt request status
|
|
CAN0SLIST.SSB12 12 Slot 12 interrupt request status
|
|
CAN0SLIST.SSB11 11 Slot 11 interrupt request status
|
|
CAN0SLIST.SSB10 10 Slot 10 interrupt request status
|
|
CAN0SLIST.SSB9 9 Slot 9 interrupt request status
|
|
CAN0SLIST.SSB8 8 Slot 8 interrupt request status
|
|
CAN0SLIST.SSB7 7 Slot 7 interrupt request status
|
|
CAN0SLIST.SSB6 6 Slot 6 interrupt request status
|
|
CAN0SLIST.SSB5 5 Slot 5 interrupt request status
|
|
CAN0SLIST.SSB4 4 Slot 4 interrupt request status
|
|
CAN0SLIST.SSB3 3 Slot 3 interrupt request status
|
|
CAN0SLIST.SSB2 2 Slot 2 interrupt request status
|
|
CAN0SLIST.SSB1 1 Slot 1 interrupt request status
|
|
CAN0SLIST.SSB0 0 Slot 0 interrupt request status
|
|
RESERVED0080100E 0x0080100E RESERVED
|
|
RESERVED0080100F 0x0080100F RESERVED
|
|
CAN0SLIMK 0x00801010 CAN0 Slot Interrupt Mask Register
|
|
CAN0SLIMK.IRB15 15 Slot 15 interrupt request mask
|
|
CAN0SLIMK.IRB14 14 Slot 14 interrupt request mask
|
|
CAN0SLIMK.IRB13 13 Slot 13 interrupt request mask
|
|
CAN0SLIMK.IRB12 12 Slot 12 interrupt request mask
|
|
CAN0SLIMK.IRB11 11 Slot 11 interrupt request mask
|
|
CAN0SLIMK.IRB10 10 Slot 10 interrupt request mask
|
|
CAN0SLIMK.IRB9 9 Slot 9 interrupt request mask
|
|
CAN0SLIMK.IRB8 8 Slot 8 interrupt request mask
|
|
CAN0SLIMK.IRB7 7 Slot 7 interrupt request mask
|
|
CAN0SLIMK.IRB6 6 Slot 6 interrupt request mask
|
|
CAN0SLIMK.IRB5 5 Slot 5 interrupt request mask
|
|
CAN0SLIMK.IRB4 4 Slot 4 interrupt request mask
|
|
CAN0SLIMK.IRB3 3 Slot 3 interrupt request mask
|
|
CAN0SLIMK.IRB2 2 Slot 2 interrupt request mask
|
|
CAN0SLIMK.IRB1 1 Slot 1 interrupt request mask
|
|
CAN0SLIMK.IRB0 0 Slot 0 interrupt request mask
|
|
RESERVED00801012 0x00801012 RESERVED
|
|
RESERVED00801013 0x00801013 RESERVED
|
|
CAN0ERIST 0x00801014 CAN0 Error Interrupt Status Register
|
|
CAN0ERIST.OIS 7 Bus off interrupt status
|
|
CAN0ERIST.PIS 6 Error passive interrupt status
|
|
CAN0ERIST.EIS 5 CAN bus error interrupt status
|
|
CAN0ERIMK 0x00801015 CAN0 Error Interrupt Mask Register
|
|
CAN0ERIMK.OIM 15 Bus off interrupt mask
|
|
CAN0ERIMK.PIM 14 Error passive interrupt mask
|
|
CAN0ERIMK.EIM 13 CAN bus error interrupt mask
|
|
CAN0BRP 0x00801016 CAN0 Baud Rate Prescaler
|
|
CAN0BRP.CANBRP_7 7
|
|
CAN0BRP.CANBRP_6 6
|
|
CAN0BRP.CANBRP_5 5
|
|
CAN0BRP.CANBRP_4 4
|
|
CAN0BRP.CANBRP_3 3
|
|
CAN0BRP.CANBRP_2 2
|
|
CAN0BRP.CANBRP_1 1
|
|
CAN0BRP.CANBRP_0 0
|
|
RESERVED00801017 0x00801017 RESERVED
|
|
RESERVED00801018 0x00801018 RESERVED
|
|
RESERVED00801019 0x00801019 RESERVED
|
|
RESERVED0080101A 0x0080101A RESERVED
|
|
RESERVED0080101B 0x0080101B RESERVED
|
|
RESERVED0080101C 0x0080101C RESERVED
|
|
RESERVED0080101D 0x0080101D RESERVED
|
|
RESERVED0080101E 0x0080101E RESERVED
|
|
RESERVED0080101F 0x0080101F RESERVED
|
|
RESERVED00801020 0x00801020 RESERVED
|
|
RESERVED00801021 0x00801021 RESERVED
|
|
RESERVED00801022 0x00801022 RESERVED
|
|
RESERVED00801023 0x00801023 RESERVED
|
|
RESERVED00801024 0x00801024 RESERVED
|
|
RESERVED00801025 0x00801025 RESERVED
|
|
RESERVED00801026 0x00801026 RESERVED
|
|
RESERVED00801027 0x00801027 RESERVED
|
|
C0GMSKS0 0x00801028 CAN0 Global Mask Register Standard ID0
|
|
C0GMSKS0.SID4M 7 standard ID4
|
|
C0GMSKS0.SID3M 6 standard ID3
|
|
C0GMSKS0.SID2M 5 standard ID2
|
|
C0GMSKS0.SID1M 4 standard ID1
|
|
C0GMSKS0.SID0M 3 standard ID0
|
|
C0GMSKS1 0x00801029 CAN0 Global Mask Register Standard ID1
|
|
C0GMSKS1.SID10M 15 standard ID10
|
|
C0GMSKS1.SID9M 14 standard ID9
|
|
C0GMSKS1.SID8M 13 standard ID8
|
|
C0GMSKS1.SID7M 12 standard ID7
|
|
C0GMSKS1.SID6M 11 standard ID6
|
|
C0GMSKS1.SID5M 10 standard ID5
|
|
C0GMSKE0 0x0080102A CAN0 Global Mask Register Extended ID0
|
|
C0GMSKE0.EID3M 7 extended ID3
|
|
C0GMSKE0.EID2M 6 extended ID2
|
|
C0GMSKE0.EID1M 5 extended ID1
|
|
C0GMSKE0.EID0M 4 extended ID0
|
|
C0GMSKE1 0x0080102B CAN0 Global Mask Register Extended ID1
|
|
C0GMSKE1.EID11M 15 extended ID11
|
|
C0GMSKE1.EID10M 14 extended ID10
|
|
C0GMSKE1.EID9M 13 extended ID9
|
|
C0GMSKE1.EID8M 12 extended ID8
|
|
C0GMSKE1.EID7M 11 extended ID7
|
|
C0GMSKE1.EID6M 10 extended ID6
|
|
C0GMSKE1.EID5M 9 extended ID5
|
|
C0GMSKE1.EID4M 8 extended ID4
|
|
C0GMSKE2 0x0080102C CAN0 Global Mask Register Extended ID2
|
|
C0GMSKE2.EID17M 7 extended ID17
|
|
C0GMSKE2.EID16M 6 extended ID16
|
|
C0GMSKE2.EID15M 5 extended ID15
|
|
C0GMSKE2.EID14M 4 extended ID14
|
|
C0GMSKE2.EID13M 3 extended ID13
|
|
C0GMSKE2.EID12M 2 extended ID12
|
|
RESERVED0080102D 0x0080102D RESERVED
|
|
RESERVED0080102E 0x0080102E RESERVED
|
|
RESERVED0080102F 0x0080102F RESERVED
|
|
C0LMSKAS0 0x00801030 CAN0 Local Mask Register A Standard ID0
|
|
C0LMSKAS0.SID4M 7 standard ID4
|
|
C0LMSKAS0.SID3M 6 standard ID3
|
|
C0LMSKAS0.SID2M 5 standard ID2
|
|
C0LMSKAS0.SID1M 4 standard ID1
|
|
C0LMSKAS0.SID0M 3 standard ID0
|
|
C0LMSKAS1 0x00801031 CAN0 Local Mask Register A Standard ID1
|
|
C0LMSKAS1.SID10M 15 standard ID10
|
|
C0LMSKAS1.SID9M 14 standard ID9
|
|
C0LMSKAS1.SID8M 13 standard ID8
|
|
C0LMSKAS1.SID7M 12 standard ID7
|
|
C0LMSKAS1.SID6M 11 standard ID6
|
|
C0LMSKAS1.SID5M 10 standard ID5
|
|
C0LMSKAE0 0x00801032 CAN0 Local Mask Register A Extended ID0
|
|
C0LMSKAE0.EID3M 7 extended ID3
|
|
C0LMSKAE0.EID2M 6 extended ID2
|
|
C0LMSKAE0.EID1M 5 extended ID1
|
|
C0LMSKAE0.EID0M 4 extended ID0
|
|
C0LMSKAE1 0x00801033 CAN0 Local Mask Register A Extended ID1
|
|
C0LMSKAE1.EID11M 15 extended ID11
|
|
C0LMSKAE1.EID10M 14 extended ID10
|
|
C0LMSKAE1.EID9M 13 extended ID9
|
|
C0LMSKAE1.EID8M 12 extended ID8
|
|
C0LMSKAE1.EID7M 11 extended ID7
|
|
C0LMSKAE1.EID6M 10 extended ID6
|
|
C0LMSKAE1.EID5M 9 extended ID5
|
|
C0LMSKAE1.EID4M 8 extended ID4
|
|
C0LMSKAE2 0x00801034 CAN0 Local Mask Register A Extended ID2
|
|
C0LMSKAE2.EID17M 7 extended ID17
|
|
C0LMSKAE2.EID16M 6 extended ID16
|
|
C0LMSKAE2.EID15M 5 extended ID15
|
|
C0LMSKAE2.EID14M 4 extended ID14
|
|
C0LMSKAE2.EID13M 3 extended ID13
|
|
C0LMSKAE2.EID12M 2 extended ID12
|
|
RESERVED00801035 0x00801035 RESERVED
|
|
RESERVED00801036 0x00801036 RESERVED
|
|
RESERVED00801037 0x00801037 RESERVED
|
|
C0LMSKBS0 0x00801038 CAN0 Local Mask Register B Standard ID0
|
|
C0LMSKBS0.SID4M 7 standard ID4
|
|
C0LMSKBS0.SID3M 6 standard ID3
|
|
C0LMSKBS0.SID2M 5 standard ID2
|
|
C0LMSKBS0.SID1M 4 standard ID1
|
|
C0LMSKBS0.SID0M 3 standard ID0
|
|
C0LMSKBS1 0x00801039 CAN0 Local Mask Register B Standard ID1
|
|
C0LMSKBS1.SID10M 15 standard ID10
|
|
C0LMSKBS1.SID9M 14 standard ID9
|
|
C0LMSKBS1.SID8M 13 standard ID8
|
|
C0LMSKBS1.SID7M 12 standard ID7
|
|
C0LMSKBS1.SID6M 11 standard ID6
|
|
C0LMSKBS1.SID5M 10 standard ID5
|
|
C0LMSKBE0 0x0080103A CAN0 Local Mask Register B Extended ID0
|
|
C0LMSKBE0.EID3M 7 extended ID3
|
|
C0LMSKBE0.EID2M 6 extended ID2
|
|
C0LMSKBE0.EID1M 5 extended ID1
|
|
C0LMSKBE0.EID0M 4 extended ID0
|
|
C0LMSKBE1 0x0080103B CAN0 Local Mask Register B Extended ID1
|
|
C0LMSKBE1.EID11M 15 extended ID11
|
|
C0LMSKBE1.EID10M 14 extended ID10
|
|
C0LMSKBE1.EID9M 13 extended ID9
|
|
C0LMSKBE1.EID8M 12 extended ID8
|
|
C0LMSKBE1.EID7M 11 extended ID7
|
|
C0LMSKBE1.EID6M 10 extended ID6
|
|
C0LMSKBE1.EID5M 9 extended ID5
|
|
C0LMSKBE1.EID4M 8 extended ID4
|
|
C0LMSKBE2 0x0080103C CAN0 Local Mask Register B Extended ID2
|
|
C0LMSKBE2.EID17M 7 extended ID17
|
|
C0LMSKBE2.EID16M 6 extended ID16
|
|
C0LMSKBE2.EID15M 5 extended ID15
|
|
C0LMSKBE2.EID14M 4 extended ID14
|
|
C0LMSKBE2.EID13M 3 extended ID13
|
|
C0LMSKBE2.EID12M 2 extended ID12
|
|
RESERVED0080103D 0x0080103D RESERVED
|
|
RESERVED0080103E 0x0080103E RESERVED
|
|
RESERVED0080103F 0x0080103F RESERVED
|
|
RESERVED00801040 0x00801040 RESERVED
|
|
RESERVED00801041 0x00801041 RESERVED
|
|
RESERVED00801042 0x00801042 RESERVED
|
|
RESERVED00801043 0x00801043 RESERVED
|
|
RESERVED00801044 0x00801044 RESERVED
|
|
RESERVED00801045 0x00801045 RESERVED
|
|
RESERVED00801046 0x00801046 RESERVED
|
|
RESERVED00801047 0x00801047 RESERVED
|
|
RESERVED00801048 0x00801048 RESERVED
|
|
RESERVED00801049 0x00801049 RESERVED
|
|
RESERVED0080104A 0x0080104A RESERVED
|
|
RESERVED0080104B 0x0080104B RESERVED
|
|
RESERVED0080104C 0x0080104C RESERVED
|
|
RESERVED0080104D 0x0080104D RESERVED
|
|
RESERVED0080104E 0x0080104E RESERVED
|
|
RESERVED0080104F 0x0080104F RESERVED
|
|
C0MSL0CNT 0x00801050 CAN0 Message Slot 0 Control Register
|
|
C0MSL0CNT.TRFIN 7 Transmit/receive complete
|
|
C0MSL0CNT.TRSTAT 6 Transmit/receive status
|
|
C0MSL0CNT.ML 5 Message slot
|
|
C0MSL0CNT.RA 4 Remote active
|
|
C0MSL0CNT.RL 3 Automatic response inhibit
|
|
C0MSL0CNT.RM 2 Remote
|
|
C0MSL0CNT.RR 1 Receive request
|
|
C0MSL0CNT.TR 0 Transmit request
|
|
C0MSL1CNT 0x00801051 CAN0 Message Slot 1 Control Register
|
|
C0MSL1CNT.TRFIN 15 Transmit/receive complete
|
|
C0MSL1CNT.TRSTAT 14 Transmit/receive status
|
|
C0MSL1CNT.ML 13 Message slot
|
|
C0MSL1CNT.RA 12 Remote active
|
|
C0MSL1CNT.RL 11 Automatic response inhibit
|
|
C0MSL1CNT.RM 10 Remote
|
|
C0MSL1CNT.RR 9 Receive request
|
|
C0MSL1CNT.TR 8 Transmit request
|
|
C0MSL2CNT 0x00801052 CAN0 Message Slot 2 Control Register
|
|
C0MSL2CNT.TRFIN 7 Transmit/receive complete
|
|
C0MSL2CNT.TRSTAT 6 Transmit/receive status
|
|
C0MSL2CNT.ML 5 Message slot
|
|
C0MSL2CNT.RA 4 Remote active
|
|
C0MSL2CNT.RL 3 Automatic response inhibit
|
|
C0MSL2CNT.RM 2 Remote
|
|
C0MSL2CNT.RR 1 Receive request
|
|
C0MSL2CNT.TR 0 Transmit request
|
|
C0MSL3CNT 0x00801053 CAN0 Message Slot 3 Control Register
|
|
C0MSL3CNT.TRFIN 15 Transmit/receive complete
|
|
C0MSL3CNT.TRSTAT 14 Transmit/receive status
|
|
C0MSL3CNT.ML 13 Message slot
|
|
C0MSL3CNT.RA 12 Remote active
|
|
C0MSL3CNT.RL 11 Automatic response inhibit
|
|
C0MSL3CNT.RM 10 Remote
|
|
C0MSL3CNT.RR 9 Receive request
|
|
C0MSL3CNT.TR 8 Transmit request
|
|
C0MSL4CNT 0x00801054 CAN0 Message Slot 4 Control Register
|
|
C0MSL4CNT.TRFIN 7 Transmit/receive complete
|
|
C0MSL4CNT.TRSTAT 6 Transmit/receive status
|
|
C0MSL4CNT.ML 5 Message slot
|
|
C0MSL4CNT.RA 4 Remote active
|
|
C0MSL4CNT.RL 3 Automatic response inhibit
|
|
C0MSL4CNT.RM 2 Remote
|
|
C0MSL4CNT.RR 1 Receive request
|
|
C0MSL4CNT.TR 0 Transmit request
|
|
C0MSL5CNT 0x00801055 CAN0 Message Slot 5 Control Register
|
|
C0MSL5CNT.TRFIN 15 Transmit/receive complete
|
|
C0MSL5CNT.TRSTAT 14 Transmit/receive status
|
|
C0MSL5CNT.ML 13 Message slot
|
|
C0MSL5CNT.RA 12 Remote active
|
|
C0MSL5CNT.RL 11 Automatic response inhibit
|
|
C0MSL5CNT.RM 10 Remote
|
|
C0MSL5CNT.RR 9 Receive request
|
|
C0MSL5CNT.TR 8 Transmit request
|
|
C0MSL6CNT 0x00801056 CAN0 Message Slot 6 Control Register
|
|
C0MSL6CNT.TRFIN 7 Transmit/receive complete
|
|
C0MSL6CNT.TRSTAT 6 Transmit/receive status
|
|
C0MSL6CNT.ML 5 Message slot
|
|
C0MSL6CNT.RA 4 Remote active
|
|
C0MSL6CNT.RL 3 Automatic response inhibit
|
|
C0MSL6CNT.RM 2 Remote
|
|
C0MSL6CNT.RR 1 Receive request
|
|
C0MSL6CNT.TR 0 Transmit request
|
|
C0MSL7CNT 0x00801057 CAN0 Message Slot 7 Control Register
|
|
C0MSL7CNT.TRFIN 15 Transmit/receive complete
|
|
C0MSL7CNT.TRSTAT 14 Transmit/receive status
|
|
C0MSL7CNT.ML 13 Message slot
|
|
C0MSL7CNT.RA 12 Remote active
|
|
C0MSL7CNT.RL 11 Automatic response inhibit
|
|
C0MSL7CNT.RM 10 Remote
|
|
C0MSL7CNT.RR 9 Receive request
|
|
C0MSL7CNT.TR 8 Transmit request
|
|
C0MSL8CNT 0x00801058 CAN0 Message Slot 8 Control Register
|
|
C0MSL8CNT.TRFIN 7 Transmit/receive complete
|
|
C0MSL8CNT.TRSTAT 6 Transmit/receive status
|
|
C0MSL8CNT.ML 5 Message slot
|
|
C0MSL8CNT.RA 4 Remote active
|
|
C0MSL8CNT.RL 3 Automatic response inhibit
|
|
C0MSL8CNT.RM 2 Remote
|
|
C0MSL8CNT.RR 1 Receive request
|
|
C0MSL8CNT.TR 0 Transmit request
|
|
C0MSL9CNT 0x00801059 CAN0 Message Slot 9 Control Register
|
|
C0MSL9CNT.TRFIN 15 Transmit/receive complete
|
|
C0MSL9CNT.TRSTAT 14 Transmit/receive status
|
|
C0MSL9CNT.ML 13 Message slot
|
|
C0MSL9CNT.RA 12 Remote active
|
|
C0MSL9CNT.RL 11 Automatic response inhibit
|
|
C0MSL9CNT.RM 10 Remote
|
|
C0MSL9CNT.RR 9 Receive request
|
|
C0MSL9CNT.TR 8 Transmit request
|
|
C0MSL10CNT 0x0080105A CAN0 Message Slot 10 Control Register
|
|
C0MSL10CNT.TRFIN 7 Transmit/receive complete
|
|
C0MSL10CNT.TRSTAT 6 Transmit/receive status
|
|
C0MSL10CNT.ML 5 Message slot
|
|
C0MSL10CNT.RA 4 Remote active
|
|
C0MSL10CNT.RL 3 Automatic response inhibit
|
|
C0MSL10CNT.RM 2 Remote
|
|
C0MSL10CNT.RR 1 Receive request
|
|
C0MSL10CNT.TR 0 Transmit request
|
|
C0MSL11CNT 0x0080105B CAN0 Message Slot 11 Control Register
|
|
C0MSL11CNT.TRFIN 15 Transmit/receive complete
|
|
C0MSL11CNT.TRSTAT 14 Transmit/receive status
|
|
C0MSL11CNT.ML 13 Message slot
|
|
C0MSL11CNT.RA 12 Remote active
|
|
C0MSL11CNT.RL 11 Automatic response inhibit
|
|
C0MSL11CNT.RM 10 Remote
|
|
C0MSL11CNT.RR 9 Receive request
|
|
C0MSL11CNT.TR 8 Transmit request
|
|
C0MSL12CNT 0x0080105C CAN0 Message Slot 12 Control Register
|
|
C0MSL12CNT.TRFIN 7 Transmit/receive complete
|
|
C0MSL12CNT.TRSTAT 6 Transmit/receive status
|
|
C0MSL12CNT.ML 5 Message slot
|
|
C0MSL12CNT.RA 4 Remote active
|
|
C0MSL12CNT.RL 3 Automatic response inhibit
|
|
C0MSL12CNT.RM 2 Remote
|
|
C0MSL12CNT.RR 1 Receive request
|
|
C0MSL12CNT.TR 0 Transmit request
|
|
C0MSL13CNT 0x0080105D CAN0 Message Slot 13 Control Register
|
|
C0MSL13CNT.TRFIN 15 Transmit/receive complete
|
|
C0MSL13CNT.TRSTAT 14 Transmit/receive status
|
|
C0MSL13CNT.ML 13 Message slot
|
|
C0MSL13CNT.RA 12 Remote active
|
|
C0MSL13CNT.RL 11 Automatic response inhibit
|
|
C0MSL13CNT.RM 10 Remote
|
|
C0MSL13CNT.RR 9 Receive request
|
|
C0MSL13CNT.TR 8 Transmit request
|
|
C0MSL14CNT 0x0080105E CAN0 Message Slot 14 Control Register
|
|
C0MSL14CNT.TRFIN 7 Transmit/receive complete
|
|
C0MSL14CNT.TRSTAT 6 Transmit/receive status
|
|
C0MSL14CNT.ML 5 Message slot
|
|
C0MSL14CNT.RA 4 Remote active
|
|
C0MSL14CNT.RL 3 Automatic response inhibit
|
|
C0MSL14CNT.RM 2 Remote
|
|
C0MSL14CNT.RR 1 Receive request
|
|
C0MSL14CNT.TR 0 Transmit request
|
|
C0MSL15CNT 0x0080105F CAN0 Message Slot 15 Control Register
|
|
C0MSL15CNT.TRFIN 15 Transmit/receive complete
|
|
C0MSL15CNT.TRSTAT 14 Transmit/receive status
|
|
C0MSL15CNT.ML 13 Message slot
|
|
C0MSL15CNT.RA 12 Remote active
|
|
C0MSL15CNT.RL 11 Automatic response inhibit
|
|
C0MSL15CNT.RM 10 Remote
|
|
C0MSL15CNT.RR 9 Receive request
|
|
C0MSL15CNT.TR 8 Transmit request
|
|
C0MSL0SID0 0x00801100 CAN0 Message Slot 0 Standard ID0
|
|
C0MSL0SID0.SID4 7 standard ID4
|
|
C0MSL0SID0.SID3 6 standard ID3
|
|
C0MSL0SID0.SID2 5 standard ID2
|
|
C0MSL0SID0.SID1 4 standard ID1
|
|
C0MSL0SID0.SID0 3 standard ID0
|
|
C0MSL0SID1 0x00801101 CAN0 Message Slot 0 Standard ID1
|
|
C0MSL0SID1.SID10 15 standard ID10
|
|
C0MSL0SID1.SID9 14 standard ID9
|
|
C0MSL0SID1.SID8 13 standard ID8
|
|
C0MSL0SID1.SID7 12 standard ID7
|
|
C0MSL0SID1.SID6 11 standard ID6
|
|
C0MSL0SID1.SID5 10 standard ID5
|
|
C0MSL0EID0 0x00801102 CAN0 Message Slot 0 Extended ID0
|
|
C0MSL0EID0.EID3 7 extended ID3
|
|
C0MSL0EID0.EID2 6 extended ID2
|
|
C0MSL0EID0.EID1 5 extended ID1
|
|
C0MSL0EID0.EID0 4 extended ID0
|
|
C0MSL0EID1 0x00801103 CAN0 Message Slot 0 Extended ID1
|
|
C0MSL0EID1.EID11 15 extended ID11
|
|
C0MSL0EID1.EID10 14 extended ID10
|
|
C0MSL0EID1.EID9 13 extended ID9
|
|
C0MSL0EID1.EID8 12 extended ID8
|
|
C0MSL0EID1.EID7 11 extended ID7
|
|
C0MSL0EID1.EID6 10 extended ID6
|
|
C0MSL0EID1.EID5 9 extended ID5
|
|
C0MSL0EID1.EID4 8 extended ID4
|
|
C0MSL0EID2 0x00801104 CAN0 Message Slot 0 Extended ID2
|
|
C0MSL0EID2.EID17 7 extended ID17
|
|
C0MSL0EID2.EID16 6 extended ID16
|
|
C0MSL0EID2.EID15 5 extended ID15
|
|
C0MSL0EID2.EID14 4 extended ID14
|
|
C0MSL0EID2.EID13 3 extended ID13
|
|
C0MSL0EID2.EID12 2 extended ID12
|
|
C0MSL0DLC 0x00801105 CAN0 Message Slot 0 Data Length Register
|
|
C0MSL0DLC.DLC3 15 Sets data length
|
|
C0MSL0DLC.DLC2 14 Sets data length
|
|
C0MSL0DLC.DLC1 13 Sets data length
|
|
C0MSL0DLC.DLC0 12 Sets data length
|
|
C0MSL0DT0 0x00801106 CAN0 Message Slot 0 Data 0
|
|
C0MSL0DT0.C0MSL0DT0_7 7
|
|
C0MSL0DT0.C0MSL0DT0_6 6
|
|
C0MSL0DT0.C0MSL0DT0_5 5
|
|
C0MSL0DT0.C0MSL0DT0_4 4
|
|
C0MSL0DT0.C0MSL0DT0_3 3
|
|
C0MSL0DT0.C0MSL0DT0_2 2
|
|
C0MSL0DT0.C0MSL0DT0_1 1
|
|
C0MSL0DT0.C0MSL0DT0_0 0
|
|
C0MSL0DT1 0x00801107 CAN0 Message Slot 0 Data 1
|
|
C0MSL0DT1.C0MSL0DT1_15 15
|
|
C0MSL0DT1.C0MSL0DT1_14 14
|
|
C0MSL0DT1.C0MSL0DT1_13 13
|
|
C0MSL0DT1.C0MSL0DT1_12 12
|
|
C0MSL0DT1.C0MSL0DT1_11 11
|
|
C0MSL0DT1.C0MSL0DT1_10 10
|
|
C0MSL0DT1.C0MSL0DT1_9 9
|
|
C0MSL0DT1.C0MSL0DT1_8 8
|
|
C0MSL0DT2 0x00801108 CAN0 Message Slot 0 Data 2
|
|
C0MSL0DT2.C0MSL0DT2_7 7
|
|
C0MSL0DT2.C0MSL0DT2_6 6
|
|
C0MSL0DT2.C0MSL0DT2_5 5
|
|
C0MSL0DT2.C0MSL0DT2_4 4
|
|
C0MSL0DT2.C0MSL0DT2_3 3
|
|
C0MSL0DT2.C0MSL0DT2_2 2
|
|
C0MSL0DT2.C0MSL0DT2_1 1
|
|
C0MSL0DT2.C0MSL0DT2_0 0
|
|
C0MSL0DT3 0x00801109 CAN0 Message Slot 0 Data 3
|
|
C0MSL0DT3.C0MSL0DT3_15 15
|
|
C0MSL0DT3.C0MSL0DT3_14 14
|
|
C0MSL0DT3.C0MSL0DT3_13 13
|
|
C0MSL0DT3.C0MSL0DT3_12 12
|
|
C0MSL0DT3.C0MSL0DT3_11 11
|
|
C0MSL0DT3.C0MSL0DT3_10 10
|
|
C0MSL0DT3.C0MSL0DT3_9 9
|
|
C0MSL0DT3.C0MSL0DT3_8 8
|
|
C0MSL0DT4 0x0080110A CAN0 Message Slot 0 Data 4
|
|
C0MSL0DT4.C0MSL0DT4_7 7
|
|
C0MSL0DT4.C0MSL0DT4_6 6
|
|
C0MSL0DT4.C0MSL0DT4_5 5
|
|
C0MSL0DT4.C0MSL0DT4_4 4
|
|
C0MSL0DT4.C0MSL0DT4_3 3
|
|
C0MSL0DT4.C0MSL0DT4_2 2
|
|
C0MSL0DT4.C0MSL0DT4_1 1
|
|
C0MSL0DT4.C0MSL0DT4_0 0
|
|
C0MSL0DT5 0x0080110B CAN0 Message Slot 0 Data 5
|
|
C0MSL0DT5.C0MSL0DT5_15 15
|
|
C0MSL0DT5.C0MSL0DT5_14 14
|
|
C0MSL0DT5.C0MSL0DT5_13 13
|
|
C0MSL0DT5.C0MSL0DT5_12 12
|
|
C0MSL0DT5.C0MSL0DT5_11 11
|
|
C0MSL0DT5.C0MSL0DT5_10 10
|
|
C0MSL0DT5.C0MSL0DT5_9 9
|
|
C0MSL0DT5.C0MSL0DT5_8 8
|
|
C0MSL0DT6 0x0080110C CAN0 Message Slot 0 Data 6
|
|
C0MSL0DT6.C0MSL0DT6_7 7
|
|
C0MSL0DT6.C0MSL0DT6_6 6
|
|
C0MSL0DT6.C0MSL0DT6_5 5
|
|
C0MSL0DT6.C0MSL0DT6_4 4
|
|
C0MSL0DT6.C0MSL0DT6_3 3
|
|
C0MSL0DT6.C0MSL0DT6_2 2
|
|
C0MSL0DT6.C0MSL0DT6_1 1
|
|
C0MSL0DT6.C0MSL0DT6_0 0
|
|
C0MSL0DT7 0x0080110D CAN0 Message Slot 0 Data 7
|
|
C0MSL0DT7.C0MSL0DT7_15 15
|
|
C0MSL0DT7.C0MSL0DT7_14 14
|
|
C0MSL0DT7.C0MSL0DT7_13 13
|
|
C0MSL0DT7.C0MSL0DT7_12 12
|
|
C0MSL0DT7.C0MSL0DT7_11 11
|
|
C0MSL0DT7.C0MSL0DT7_10 10
|
|
C0MSL0DT7.C0MSL0DT7_9 9
|
|
C0MSL0DT7.C0MSL0DT7_8 8
|
|
C0MSL0TSP 0x0080110E CAN0 Message Slot 0 Time Stamp
|
|
C0MSL0TSP.C0MSL0TSP_15 15
|
|
C0MSL0TSP.C0MSL0TSP_14 14
|
|
C0MSL0TSP.C0MSL0TSP_13 13
|
|
C0MSL0TSP.C0MSL0TSP_12 12
|
|
C0MSL0TSP.C0MSL0TSP_11 11
|
|
C0MSL0TSP.C0MSL0TSP_10 10
|
|
C0MSL0TSP.C0MSL0TSP_9 9
|
|
C0MSL0TSP.C0MSL0TSP_8 8
|
|
C0MSL0TSP.C0MSL0TSP_7 7
|
|
C0MSL0TSP.C0MSL0TSP_6 6
|
|
C0MSL0TSP.C0MSL0TSP_5 5
|
|
C0MSL0TSP.C0MSL0TSP_4 4
|
|
C0MSL0TSP.C0MSL0TSP_3 3
|
|
C0MSL0TSP.C0MSL0TSP_2 2
|
|
C0MSL0TSP.C0MSL0TSP_1 1
|
|
C0MSL0TSP.C0MSL0TSP_0 0
|
|
C0MSL1SID0 0x00801110 CAN0 Message Slot 1 Standard ID0
|
|
C0MSL1SID0.SID4 7 standard ID4
|
|
C0MSL1SID0.SID3 6 standard ID3
|
|
C0MSL1SID0.SID2 5 standard ID2
|
|
C0MSL1SID0.SID1 4 standard ID1
|
|
C0MSL1SID0.SID0 3 standard ID0
|
|
C0MSL1SID1 0x00801111 CAN0 Message Slot 1 Standard ID1
|
|
C0MSL1SID1.SID10 15 standard ID10
|
|
C0MSL1SID1.SID9 14 standard ID9
|
|
C0MSL1SID1.SID8 13 standard ID8
|
|
C0MSL1SID1.SID7 12 standard ID7
|
|
C0MSL1SID1.SID6 11 standard ID6
|
|
C0MSL1SID1.SID5 10 standard ID5
|
|
C0MSL1EID0 0x00801112 CAN0 Message Slot 1 Extended ID0
|
|
C0MSL1EID0.EID3 7 extended ID3
|
|
C0MSL1EID0.EID2 6 extended ID2
|
|
C0MSL1EID0.EID1 5 extended ID1
|
|
C0MSL1EID0.EID0 4 extended ID0
|
|
C0MSL1EID1 0x00801113 CAN0 Message Slot 1 Extended ID1
|
|
C0MSL1EID1.EID11 15 extended ID11
|
|
C0MSL1EID1.EID10 14 extended ID10
|
|
C0MSL1EID1.EID9 13 extended ID9
|
|
C0MSL1EID1.EID8 12 extended ID8
|
|
C0MSL1EID1.EID7 11 extended ID7
|
|
C0MSL1EID1.EID6 10 extended ID6
|
|
C0MSL1EID1.EID5 9 extended ID5
|
|
C0MSL1EID1.EID4 8 extended ID4
|
|
C0MSL1EID2 0x00801114 CAN0 Message Slot 1 Extended ID2
|
|
C0MSL1EID2.EID17 7 extended ID17
|
|
C0MSL1EID2.EID16 6 extended ID16
|
|
C0MSL1EID2.EID15 5 extended ID15
|
|
C0MSL1EID2.EID14 4 extended ID14
|
|
C0MSL1EID2.EID13 3 extended ID13
|
|
C0MSL1EID2.EID12 2 extended ID12
|
|
C0MSL1DLC 0x00801115 CAN0 Message Slot 1 Data Length Register
|
|
C0MSL1DLC.DLC3 15 Sets data length
|
|
C0MSL1DLC.DLC2 14 Sets data length
|
|
C0MSL1DLC.DLC1 13 Sets data length
|
|
C0MSL1DLC.DLC0 12 Sets data length
|
|
C0MSL1DT0 0x00801116 CAN0 Message Slot 1 Data 0
|
|
C0MSL1DT0.C0MSL1DT0_7 7
|
|
C0MSL1DT0.C0MSL1DT0_6 6
|
|
C0MSL1DT0.C0MSL1DT0_5 5
|
|
C0MSL1DT0.C0MSL1DT0_4 4
|
|
C0MSL1DT0.C0MSL1DT0_3 3
|
|
C0MSL1DT0.C0MSL1DT0_2 2
|
|
C0MSL1DT0.C0MSL1DT0_1 1
|
|
C0MSL1DT0.C0MSL1DT0_0 0
|
|
C0MSL1DT1 0x00801117 CAN0 Message Slot 1 Data 1
|
|
C0MSL1DT1.C0MSL1DT1_15 15
|
|
C0MSL1DT1.C0MSL1DT1_14 14
|
|
C0MSL1DT1.C0MSL1DT1_13 13
|
|
C0MSL1DT1.C0MSL1DT1_12 12
|
|
C0MSL1DT1.C0MSL1DT1_11 11
|
|
C0MSL1DT1.C0MSL1DT1_10 10
|
|
C0MSL1DT1.C0MSL1DT1_9 9
|
|
C0MSL1DT1.C0MSL1DT1_8 8
|
|
C0MSL1DT2 0x00801118 CAN0 Message Slot 1 Data 2
|
|
C0MSL1DT2.C0MSL1DT2_7 7
|
|
C0MSL1DT2.C0MSL1DT2_6 6
|
|
C0MSL1DT2.C0MSL1DT2_5 5
|
|
C0MSL1DT2.C0MSL1DT2_4 4
|
|
C0MSL1DT2.C0MSL1DT2_3 3
|
|
C0MSL1DT2.C0MSL1DT2_2 2
|
|
C0MSL1DT2.C0MSL1DT2_1 1
|
|
C0MSL1DT2.C0MSL1DT2_0 0
|
|
C0MSL1DT3 0x00801119 CAN0 Message Slot 1 Data 3
|
|
C0MSL1DT3.C0MSL1DT3_15 15
|
|
C0MSL1DT3.C0MSL1DT3_14 14
|
|
C0MSL1DT3.C0MSL1DT3_13 13
|
|
C0MSL1DT3.C0MSL1DT3_12 12
|
|
C0MSL1DT3.C0MSL1DT3_11 11
|
|
C0MSL1DT3.C0MSL1DT3_10 10
|
|
C0MSL1DT3.C0MSL1DT3_9 9
|
|
C0MSL1DT3.C0MSL1DT3_8 8
|
|
C0MSL1DT4 0x0080111A CAN0 Message Slot 1 Data 4
|
|
C0MSL1DT4.C0MSL1DT4_7 7
|
|
C0MSL1DT4.C0MSL1DT4_6 6
|
|
C0MSL1DT4.C0MSL1DT4_5 5
|
|
C0MSL1DT4.C0MSL1DT4_4 4
|
|
C0MSL1DT4.C0MSL1DT4_3 3
|
|
C0MSL1DT4.C0MSL1DT4_2 2
|
|
C0MSL1DT4.C0MSL1DT4_1 1
|
|
C0MSL1DT4.C0MSL1DT4_0 0
|
|
C0MSL1DT5 0x0080111B CAN0 Message Slot 1 Data 5
|
|
C0MSL1DT5.C0MSL1DT5_15 15
|
|
C0MSL1DT5.C0MSL1DT5_14 14
|
|
C0MSL1DT5.C0MSL1DT5_13 13
|
|
C0MSL1DT5.C0MSL1DT5_12 12
|
|
C0MSL1DT5.C0MSL1DT5_11 11
|
|
C0MSL1DT5.C0MSL1DT5_10 10
|
|
C0MSL1DT5.C0MSL1DT5_9 9
|
|
C0MSL1DT5.C0MSL1DT5_8 8
|
|
C0MSL1DT6 0x0080111C CAN0 Message Slot 1 Data 6
|
|
C0MSL1DT6.C0MSL1DT6_7 7
|
|
C0MSL1DT6.C0MSL1DT6_6 6
|
|
C0MSL1DT6.C0MSL1DT6_5 5
|
|
C0MSL1DT6.C0MSL1DT6_4 4
|
|
C0MSL1DT6.C0MSL1DT6_3 3
|
|
C0MSL1DT6.C0MSL1DT6_2 2
|
|
C0MSL1DT6.C0MSL1DT6_1 1
|
|
C0MSL1DT6.C0MSL1DT6_0 0
|
|
C0MSL1DT7 0x0080111D CAN0 Message Slot 1 Data 7
|
|
C0MSL1DT7.C0MSL1DT7_15 15
|
|
C0MSL1DT7.C0MSL1DT7_14 14
|
|
C0MSL1DT7.C0MSL1DT7_13 13
|
|
C0MSL1DT7.C0MSL1DT7_12 12
|
|
C0MSL1DT7.C0MSL1DT7_11 11
|
|
C0MSL1DT7.C0MSL1DT7_10 10
|
|
C0MSL1DT7.C0MSL1DT7_9 9
|
|
C0MSL1DT7.C0MSL1DT7_8 8
|
|
C0MSL1TSP 0x0080111E CAN0 Message Slot 1 Time Stamp
|
|
C0MSL1TSP.C0MSL1TSP_15 15
|
|
C0MSL1TSP.C0MSL1TSP_14 14
|
|
C0MSL1TSP.C0MSL1TSP_13 13
|
|
C0MSL1TSP.C0MSL1TSP_12 12
|
|
C0MSL1TSP.C0MSL1TSP_11 11
|
|
C0MSL1TSP.C0MSL1TSP_10 10
|
|
C0MSL1TSP.C0MSL1TSP_9 9
|
|
C0MSL1TSP.C0MSL1TSP_8 8
|
|
C0MSL1TSP.C0MSL1TSP_7 7
|
|
C0MSL1TSP.C0MSL1TSP_6 6
|
|
C0MSL1TSP.C0MSL1TSP_5 5
|
|
C0MSL1TSP.C0MSL1TSP_4 4
|
|
C0MSL1TSP.C0MSL1TSP_3 3
|
|
C0MSL1TSP.C0MSL1TSP_2 2
|
|
C0MSL1TSP.C0MSL1TSP_1 1
|
|
C0MSL1TSP.C0MSL1TSP_0 0
|
|
C0MSL2SID0 0x00801120 CAN0 Message Slot 2 Standard ID0
|
|
C0MSL2SID0.SID4 7 standard ID4
|
|
C0MSL2SID0.SID3 6 standard ID3
|
|
C0MSL2SID0.SID2 5 standard ID2
|
|
C0MSL2SID0.SID1 4 standard ID1
|
|
C0MSL2SID0.SID0 3 standard ID0
|
|
C0MSL2SID1 0x00801121 CAN0 Message Slot 2 Standard ID1
|
|
C0MSL2SID1.SID10 15 standard ID10
|
|
C0MSL2SID1.SID9 14 standard ID9
|
|
C0MSL2SID1.SID8 13 standard ID8
|
|
C0MSL2SID1.SID7 12 standard ID7
|
|
C0MSL2SID1.SID6 11 standard ID6
|
|
C0MSL2SID1.SID5 10 standard ID5
|
|
C0MSL2EID0 0x00801122 CAN0 Message Slot 2 Extended ID0
|
|
C0MSL2EID0.EID3 7 extended ID3
|
|
C0MSL2EID0.EID2 6 extended ID2
|
|
C0MSL2EID0.EID1 5 extended ID1
|
|
C0MSL2EID0.EID0 4 extended ID0
|
|
C0MSL2EID1 0x00801123 CAN0 Message Slot 2 Extended ID1
|
|
C0MSL2EID1.EID11 15 extended ID11
|
|
C0MSL2EID1.EID10 14 extended ID10
|
|
C0MSL2EID1.EID9 13 extended ID9
|
|
C0MSL2EID1.EID8 12 extended ID8
|
|
C0MSL2EID1.EID7 11 extended ID7
|
|
C0MSL2EID1.EID6 10 extended ID6
|
|
C0MSL2EID1.EID5 9 extended ID5
|
|
C0MSL2EID1.EID4 8 extended ID4
|
|
C0MSL2EID2 0x00801124 CAN0 Message Slot 2 Extended ID2
|
|
C0MSL2EID2.EID17 7 extended ID17
|
|
C0MSL2EID2.EID16 6 extended ID16
|
|
C0MSL2EID2.EID15 5 extended ID15
|
|
C0MSL2EID2.EID14 4 extended ID14
|
|
C0MSL2EID2.EID13 3 extended ID13
|
|
C0MSL2EID2.EID12 2 extended ID12
|
|
C0MSL2DLC 0x00801125 CAN0 Message Slot 2 Data Length Register
|
|
C0MSL2DLC.DLC3 15 Sets data length
|
|
C0MSL2DLC.DLC2 14 Sets data length
|
|
C0MSL2DLC.DLC1 13 Sets data length
|
|
C0MSL2DLC.DLC0 12 Sets data length
|
|
C0MSL2DT0 0x00801126 CAN0 Message Slot 2 Data 0
|
|
C0MSL2DT0.C0MSL2DT0_7 7
|
|
C0MSL2DT0.C0MSL2DT0_6 6
|
|
C0MSL2DT0.C0MSL2DT0_5 5
|
|
C0MSL2DT0.C0MSL2DT0_4 4
|
|
C0MSL2DT0.C0MSL2DT0_3 3
|
|
C0MSL2DT0.C0MSL2DT0_2 2
|
|
C0MSL2DT0.C0MSL2DT0_1 1
|
|
C0MSL2DT0.C0MSL2DT0_0 0
|
|
C0MSL2DT1 0x00801127 CAN0 Message Slot 2 Data 1
|
|
C0MSL2DT1.C0MSL2DT1_15 15
|
|
C0MSL2DT1.C0MSL2DT1_14 14
|
|
C0MSL2DT1.C0MSL2DT1_13 13
|
|
C0MSL2DT1.C0MSL2DT1_12 12
|
|
C0MSL2DT1.C0MSL2DT1_11 11
|
|
C0MSL2DT1.C0MSL2DT1_10 10
|
|
C0MSL2DT1.C0MSL2DT1_9 9
|
|
C0MSL2DT1.C0MSL2DT1_8 8
|
|
C0MSL2DT2 0x00801128 CAN0 Message Slot 2 Data 2
|
|
C0MSL2DT2.C0MSL2DT2_7 7
|
|
C0MSL2DT2.C0MSL2DT2_6 6
|
|
C0MSL2DT2.C0MSL2DT2_5 5
|
|
C0MSL2DT2.C0MSL2DT2_4 4
|
|
C0MSL2DT2.C0MSL2DT2_3 3
|
|
C0MSL2DT2.C0MSL2DT2_2 2
|
|
C0MSL2DT2.C0MSL2DT2_1 1
|
|
C0MSL2DT2.C0MSL2DT2_0 0
|
|
C0MSL2DT3 0x00801129 CAN0 Message Slot 2 Data 3
|
|
C0MSL2DT3.C0MSL2DT3_15 15
|
|
C0MSL2DT3.C0MSL2DT3_14 14
|
|
C0MSL2DT3.C0MSL2DT3_13 13
|
|
C0MSL2DT3.C0MSL2DT3_12 12
|
|
C0MSL2DT3.C0MSL2DT3_11 11
|
|
C0MSL2DT3.C0MSL2DT3_10 10
|
|
C0MSL2DT3.C0MSL2DT3_9 9
|
|
C0MSL2DT3.C0MSL2DT3_8 8
|
|
C0MSL2DT4 0x0080112A CAN0 Message Slot 2 Data 4
|
|
C0MSL2DT4.C0MSL2DT4_7 7
|
|
C0MSL2DT4.C0MSL2DT4_6 6
|
|
C0MSL2DT4.C0MSL2DT4_5 5
|
|
C0MSL2DT4.C0MSL2DT4_4 4
|
|
C0MSL2DT4.C0MSL2DT4_3 3
|
|
C0MSL2DT4.C0MSL2DT4_2 2
|
|
C0MSL2DT4.C0MSL2DT4_1 1
|
|
C0MSL2DT4.C0MSL2DT4_0 0
|
|
C0MSL2DT5 0x0080112B CAN0 Message Slot 2 Data 5
|
|
C0MSL2DT5.C0MSL2DT5_15 15
|
|
C0MSL2DT5.C0MSL2DT5_14 14
|
|
C0MSL2DT5.C0MSL2DT5_13 13
|
|
C0MSL2DT5.C0MSL2DT5_12 12
|
|
C0MSL2DT5.C0MSL2DT5_11 11
|
|
C0MSL2DT5.C0MSL2DT5_10 10
|
|
C0MSL2DT5.C0MSL2DT5_9 9
|
|
C0MSL2DT5.C0MSL2DT5_8 8
|
|
C0MSL2DT6 0x0080112C CAN0 Message Slot 2 Data 6
|
|
C0MSL2DT6.C0MSL2DT6_7 7
|
|
C0MSL2DT6.C0MSL2DT6_6 6
|
|
C0MSL2DT6.C0MSL2DT6_5 5
|
|
C0MSL2DT6.C0MSL2DT6_4 4
|
|
C0MSL2DT6.C0MSL2DT6_3 3
|
|
C0MSL2DT6.C0MSL2DT6_2 2
|
|
C0MSL2DT6.C0MSL2DT6_1 1
|
|
C0MSL2DT6.C0MSL2DT6_0 0
|
|
C0MSL2DT7 0x0080112D CAN0 Message Slot 2 Data 7
|
|
C0MSL2DT7.C0MSL2DT7_15 15
|
|
C0MSL2DT7.C0MSL2DT7_14 14
|
|
C0MSL2DT7.C0MSL2DT7_13 13
|
|
C0MSL2DT7.C0MSL2DT7_12 12
|
|
C0MSL2DT7.C0MSL2DT7_11 11
|
|
C0MSL2DT7.C0MSL2DT7_10 10
|
|
C0MSL2DT7.C0MSL2DT7_9 9
|
|
C0MSL2DT7.C0MSL2DT7_8 8
|
|
C0MSL2TSP 0x0080112E CAN0 Message Slot 2 Time Stamp
|
|
C0MSL2TSP.C0MSL2TSP_15 15
|
|
C0MSL2TSP.C0MSL2TSP_14 14
|
|
C0MSL2TSP.C0MSL2TSP_13 13
|
|
C0MSL2TSP.C0MSL2TSP_12 12
|
|
C0MSL2TSP.C0MSL2TSP_11 11
|
|
C0MSL2TSP.C0MSL2TSP_10 10
|
|
C0MSL2TSP.C0MSL2TSP_9 9
|
|
C0MSL2TSP.C0MSL2TSP_8 8
|
|
C0MSL2TSP.C0MSL2TSP_7 7
|
|
C0MSL2TSP.C0MSL2TSP_6 6
|
|
C0MSL2TSP.C0MSL2TSP_5 5
|
|
C0MSL2TSP.C0MSL2TSP_4 4
|
|
C0MSL2TSP.C0MSL2TSP_3 3
|
|
C0MSL2TSP.C0MSL2TSP_2 2
|
|
C0MSL2TSP.C0MSL2TSP_1 1
|
|
C0MSL2TSP.C0MSL2TSP_0 0
|
|
C0MSL3SID0 0x00801130 CAN0 Message Slot 3 Standard ID0
|
|
C0MSL3SID0.SID4 7 standard ID4
|
|
C0MSL3SID0.SID3 6 standard ID3
|
|
C0MSL3SID0.SID2 5 standard ID2
|
|
C0MSL3SID0.SID1 4 standard ID1
|
|
C0MSL3SID0.SID0 3 standard ID0
|
|
C0MSL3SID1 0x00801131 CAN0 Message Slot 3 Standard ID1
|
|
C0MSL3SID1.SID10 15 standard ID10
|
|
C0MSL3SID1.SID9 14 standard ID9
|
|
C0MSL3SID1.SID8 13 standard ID8
|
|
C0MSL3SID1.SID7 12 standard ID7
|
|
C0MSL3SID1.SID6 11 standard ID6
|
|
C0MSL3SID1.SID5 10 standard ID5
|
|
C0MSL3EID0 0x00801132 CAN0 Message Slot 3 Extended ID0
|
|
C0MSL3EID0.EID3 7 extended ID3
|
|
C0MSL3EID0.EID2 6 extended ID2
|
|
C0MSL3EID0.EID1 5 extended ID1
|
|
C0MSL3EID0.EID0 4 extended ID0
|
|
C0MSL3EID1 0x00801133 CAN0 Message Slot 3 Extended ID1
|
|
C0MSL3EID1.EID11 15 extended ID11
|
|
C0MSL3EID1.EID10 14 extended ID10
|
|
C0MSL3EID1.EID9 13 extended ID9
|
|
C0MSL3EID1.EID8 12 extended ID8
|
|
C0MSL3EID1.EID7 11 extended ID7
|
|
C0MSL3EID1.EID6 10 extended ID6
|
|
C0MSL3EID1.EID5 9 extended ID5
|
|
C0MSL3EID1.EID4 8 extended ID4
|
|
C0MSL3EID2 0x00801134 CAN0 Message Slot 3 Extended ID2
|
|
C0MSL3EID2.EID17 7 extended ID17
|
|
C0MSL3EID2.EID16 6 extended ID16
|
|
C0MSL3EID2.EID15 5 extended ID15
|
|
C0MSL3EID2.EID14 4 extended ID14
|
|
C0MSL3EID2.EID13 3 extended ID13
|
|
C0MSL3EID2.EID12 2 extended ID12
|
|
C0MSL3DLC 0x00801135 CAN0 Message Slot 3 Data Length Register
|
|
C0MSL3DLC.DLC3 15 Sets data length
|
|
C0MSL3DLC.DLC2 14 Sets data length
|
|
C0MSL3DLC.DLC1 13 Sets data length
|
|
C0MSL3DLC.DLC0 12 Sets data length
|
|
C0MSL3DT0 0x00801136 CAN0 Message Slot 3 Data 0
|
|
C0MSL3DT0.C0MSL3DT0_7 7
|
|
C0MSL3DT0.C0MSL3DT0_6 6
|
|
C0MSL3DT0.C0MSL3DT0_5 5
|
|
C0MSL3DT0.C0MSL3DT0_4 4
|
|
C0MSL3DT0.C0MSL3DT0_3 3
|
|
C0MSL3DT0.C0MSL3DT0_2 2
|
|
C0MSL3DT0.C0MSL3DT0_1 1
|
|
C0MSL3DT0.C0MSL3DT0_0 0
|
|
C0MSL3DT1 0x00801137 CAN0 Message Slot 3 Data 1
|
|
C0MSL3DT1.C0MSL3DT1_15 15
|
|
C0MSL3DT1.C0MSL3DT1_14 14
|
|
C0MSL3DT1.C0MSL3DT1_13 13
|
|
C0MSL3DT1.C0MSL3DT1_12 12
|
|
C0MSL3DT1.C0MSL3DT1_11 11
|
|
C0MSL3DT1.C0MSL3DT1_10 10
|
|
C0MSL3DT1.C0MSL3DT1_9 9
|
|
C0MSL3DT1.C0MSL3DT1_8 8
|
|
C0MSL3DT2 0x00801138 CAN0 Message Slot 3 Data 2
|
|
C0MSL3DT2.C0MSL3DT2_7 7
|
|
C0MSL3DT2.C0MSL3DT2_6 6
|
|
C0MSL3DT2.C0MSL3DT2_5 5
|
|
C0MSL3DT2.C0MSL3DT2_4 4
|
|
C0MSL3DT2.C0MSL3DT2_3 3
|
|
C0MSL3DT2.C0MSL3DT2_2 2
|
|
C0MSL3DT2.C0MSL3DT2_1 1
|
|
C0MSL3DT2.C0MSL3DT2_0 0
|
|
C0MSL3DT3 0x00801139 CAN0 Message Slot 3 Data 3
|
|
C0MSL3DT3.C0MSL3DT3_15 15
|
|
C0MSL3DT3.C0MSL3DT3_14 14
|
|
C0MSL3DT3.C0MSL3DT3_13 13
|
|
C0MSL3DT3.C0MSL3DT3_12 12
|
|
C0MSL3DT3.C0MSL3DT3_11 11
|
|
C0MSL3DT3.C0MSL3DT3_10 10
|
|
C0MSL3DT3.C0MSL3DT3_9 9
|
|
C0MSL3DT3.C0MSL3DT3_8 8
|
|
C0MSL3DT4 0x0080113A CAN0 Message Slot 3 Data 4
|
|
C0MSL3DT4.C0MSL3DT4_7 7
|
|
C0MSL3DT4.C0MSL3DT4_6 6
|
|
C0MSL3DT4.C0MSL3DT4_5 5
|
|
C0MSL3DT4.C0MSL3DT4_4 4
|
|
C0MSL3DT4.C0MSL3DT4_3 3
|
|
C0MSL3DT4.C0MSL3DT4_2 2
|
|
C0MSL3DT4.C0MSL3DT4_1 1
|
|
C0MSL3DT4.C0MSL3DT4_0 0
|
|
C0MSL3DT5 0x0080113B CAN0 Message Slot 3 Data 5
|
|
C0MSL3DT5.C0MSL3DT5_15 15
|
|
C0MSL3DT5.C0MSL3DT5_14 14
|
|
C0MSL3DT5.C0MSL3DT5_13 13
|
|
C0MSL3DT5.C0MSL3DT5_12 12
|
|
C0MSL3DT5.C0MSL3DT5_11 11
|
|
C0MSL3DT5.C0MSL3DT5_10 10
|
|
C0MSL3DT5.C0MSL3DT5_9 9
|
|
C0MSL3DT5.C0MSL3DT5_8 8
|
|
C0MSL3DT6 0x0080113C CAN0 Message Slot 3 Data 6
|
|
C0MSL3DT6.C0MSL3DT6_7 7
|
|
C0MSL3DT6.C0MSL3DT6_6 6
|
|
C0MSL3DT6.C0MSL3DT6_5 5
|
|
C0MSL3DT6.C0MSL3DT6_4 4
|
|
C0MSL3DT6.C0MSL3DT6_3 3
|
|
C0MSL3DT6.C0MSL3DT6_2 2
|
|
C0MSL3DT6.C0MSL3DT6_1 1
|
|
C0MSL3DT6.C0MSL3DT6_0 0
|
|
C0MSL3DT7 0x0080113D CAN0 Message Slot 3 Data 7
|
|
C0MSL3DT7.C0MSL3DT7_15 15
|
|
C0MSL3DT7.C0MSL3DT7_14 14
|
|
C0MSL3DT7.C0MSL3DT7_13 13
|
|
C0MSL3DT7.C0MSL3DT7_12 12
|
|
C0MSL3DT7.C0MSL3DT7_11 11
|
|
C0MSL3DT7.C0MSL3DT7_10 10
|
|
C0MSL3DT7.C0MSL3DT7_9 9
|
|
C0MSL3DT7.C0MSL3DT7_8 8
|
|
C0MSL3TSP 0x0080113E CAN0 Message Slot 3 Time Stamp
|
|
C0MSL3TSP.C0MSL3TSP_15 15
|
|
C0MSL3TSP.C0MSL3TSP_14 14
|
|
C0MSL3TSP.C0MSL3TSP_13 13
|
|
C0MSL3TSP.C0MSL3TSP_12 12
|
|
C0MSL3TSP.C0MSL3TSP_11 11
|
|
C0MSL3TSP.C0MSL3TSP_10 10
|
|
C0MSL3TSP.C0MSL3TSP_9 9
|
|
C0MSL3TSP.C0MSL3TSP_8 8
|
|
C0MSL3TSP.C0MSL3TSP_7 7
|
|
C0MSL3TSP.C0MSL3TSP_6 6
|
|
C0MSL3TSP.C0MSL3TSP_5 5
|
|
C0MSL3TSP.C0MSL3TSP_4 4
|
|
C0MSL3TSP.C0MSL3TSP_3 3
|
|
C0MSL3TSP.C0MSL3TSP_2 2
|
|
C0MSL3TSP.C0MSL3TSP_1 1
|
|
C0MSL3TSP.C0MSL3TSP_0 0
|
|
C0MSL4SID0 0x00801140 CAN0 Message Slot 4 Standard ID0
|
|
C0MSL4SID0.SID4 7 standard ID4
|
|
C0MSL4SID0.SID3 6 standard ID3
|
|
C0MSL4SID0.SID2 5 standard ID2
|
|
C0MSL4SID0.SID1 4 standard ID1
|
|
C0MSL4SID0.SID0 3 standard ID0
|
|
C0MSL4SID1 0x00801141 CAN0 Message Slot 4 Standard ID1
|
|
C0MSL4SID1.SID10 15 standard ID10
|
|
C0MSL4SID1.SID9 14 standard ID9
|
|
C0MSL4SID1.SID8 13 standard ID8
|
|
C0MSL4SID1.SID7 12 standard ID7
|
|
C0MSL4SID1.SID6 11 standard ID6
|
|
C0MSL4SID1.SID5 10 standard ID5
|
|
C0MSL4EID0 0x00801142 CAN0 Message Slot 4 Extended ID0
|
|
C0MSL4EID0.EID3 7 extended ID3
|
|
C0MSL4EID0.EID2 6 extended ID2
|
|
C0MSL4EID0.EID1 5 extended ID1
|
|
C0MSL4EID0.EID0 4 extended ID0
|
|
C0MSL4EID1 0x00801143 CAN0 Message Slot 4 Extended ID1
|
|
C0MSL4EID1.EID11 15 extended ID11
|
|
C0MSL4EID1.EID10 14 extended ID10
|
|
C0MSL4EID1.EID9 13 extended ID9
|
|
C0MSL4EID1.EID8 12 extended ID8
|
|
C0MSL4EID1.EID7 11 extended ID7
|
|
C0MSL4EID1.EID6 10 extended ID6
|
|
C0MSL4EID1.EID5 9 extended ID5
|
|
C0MSL4EID1.EID4 8 extended ID4
|
|
C0MSL4EID2 0x00801144 CAN0 Message Slot 4 Extended ID2
|
|
C0MSL4EID2.EID17 7 extended ID17
|
|
C0MSL4EID2.EID16 6 extended ID16
|
|
C0MSL4EID2.EID15 5 extended ID15
|
|
C0MSL4EID2.EID14 4 extended ID14
|
|
C0MSL4EID2.EID13 3 extended ID13
|
|
C0MSL4EID2.EID12 2 extended ID12
|
|
C0MSL4DLC 0x00801145 CAN0 Message Slot 4 Data Length Register
|
|
C0MSL4DLC.DLC3 15 Sets data length
|
|
C0MSL4DLC.DLC2 14 Sets data length
|
|
C0MSL4DLC.DLC1 13 Sets data length
|
|
C0MSL4DLC.DLC0 12 Sets data length
|
|
C0MSL4DT0 0x00801146 CAN0 Message Slot 4 Data 0
|
|
C0MSL4DT0.C0MSL4DT0_7 7
|
|
C0MSL4DT0.C0MSL4DT0_6 6
|
|
C0MSL4DT0.C0MSL4DT0_5 5
|
|
C0MSL4DT0.C0MSL4DT0_4 4
|
|
C0MSL4DT0.C0MSL4DT0_3 3
|
|
C0MSL4DT0.C0MSL4DT0_2 2
|
|
C0MSL4DT0.C0MSL4DT0_1 1
|
|
C0MSL4DT0.C0MSL4DT0_0 0
|
|
C0MSL4DT1 0x00801147 CAN0 Message Slot 4 Data 1
|
|
C0MSL4DT1.C0MSL4DT1_15 15
|
|
C0MSL4DT1.C0MSL4DT1_14 14
|
|
C0MSL4DT1.C0MSL4DT1_13 13
|
|
C0MSL4DT1.C0MSL4DT1_12 12
|
|
C0MSL4DT1.C0MSL4DT1_11 11
|
|
C0MSL4DT1.C0MSL4DT1_10 10
|
|
C0MSL4DT1.C0MSL4DT1_9 9
|
|
C0MSL4DT1.C0MSL4DT1_8 8
|
|
C0MSL4DT2 0x00801148 CAN0 Message Slot 4 Data 2
|
|
C0MSL4DT2.C0MSL4DT2_7 7
|
|
C0MSL4DT2.C0MSL4DT2_6 6
|
|
C0MSL4DT2.C0MSL4DT2_5 5
|
|
C0MSL4DT2.C0MSL4DT2_4 4
|
|
C0MSL4DT2.C0MSL4DT2_3 3
|
|
C0MSL4DT2.C0MSL4DT2_2 2
|
|
C0MSL4DT2.C0MSL4DT2_1 1
|
|
C0MSL4DT2.C0MSL4DT2_0 0
|
|
C0MSL4DT3 0x00801149 CAN0 Message Slot 4 Data 3
|
|
C0MSL4DT3.C0MSL4DT3_15 15
|
|
C0MSL4DT3.C0MSL4DT3_14 14
|
|
C0MSL4DT3.C0MSL4DT3_13 13
|
|
C0MSL4DT3.C0MSL4DT3_12 12
|
|
C0MSL4DT3.C0MSL4DT3_11 11
|
|
C0MSL4DT3.C0MSL4DT3_10 10
|
|
C0MSL4DT3.C0MSL4DT3_9 9
|
|
C0MSL4DT3.C0MSL4DT3_8 8
|
|
C0MSL4DT4 0x0080114A CAN0 Message Slot 4 Data 4
|
|
C0MSL4DT4.C0MSL4DT4_7 7
|
|
C0MSL4DT4.C0MSL4DT4_6 6
|
|
C0MSL4DT4.C0MSL4DT4_5 5
|
|
C0MSL4DT4.C0MSL4DT4_4 4
|
|
C0MSL4DT4.C0MSL4DT4_3 3
|
|
C0MSL4DT4.C0MSL4DT4_2 2
|
|
C0MSL4DT4.C0MSL4DT4_1 1
|
|
C0MSL4DT4.C0MSL4DT4_0 0
|
|
C0MSL4DT5 0x0080114B CAN0 Message Slot 4 Data 5
|
|
C0MSL4DT5.C0MSL4DT5_15 15
|
|
C0MSL4DT5.C0MSL4DT5_14 14
|
|
C0MSL4DT5.C0MSL4DT5_13 13
|
|
C0MSL4DT5.C0MSL4DT5_12 12
|
|
C0MSL4DT5.C0MSL4DT5_11 11
|
|
C0MSL4DT5.C0MSL4DT5_10 10
|
|
C0MSL4DT5.C0MSL4DT5_9 9
|
|
C0MSL4DT5.C0MSL4DT5_8 8
|
|
C0MSL4DT6 0x0080114C CAN0 Message Slot 4 Data 6
|
|
C0MSL4DT6.C0MSL4DT6_7 7
|
|
C0MSL4DT6.C0MSL4DT6_6 6
|
|
C0MSL4DT6.C0MSL4DT6_5 5
|
|
C0MSL4DT6.C0MSL4DT6_4 4
|
|
C0MSL4DT6.C0MSL4DT6_3 3
|
|
C0MSL4DT6.C0MSL4DT6_2 2
|
|
C0MSL4DT6.C0MSL4DT6_1 1
|
|
C0MSL4DT6.C0MSL4DT6_0 0
|
|
C0MSL4DT7 0x0080114D CAN0 Message Slot 4 Data 7
|
|
C0MSL4DT7.C0MSL4DT7_15 15
|
|
C0MSL4DT7.C0MSL4DT7_14 14
|
|
C0MSL4DT7.C0MSL4DT7_13 13
|
|
C0MSL4DT7.C0MSL4DT7_12 12
|
|
C0MSL4DT7.C0MSL4DT7_11 11
|
|
C0MSL4DT7.C0MSL4DT7_10 10
|
|
C0MSL4DT7.C0MSL4DT7_9 9
|
|
C0MSL4DT7.C0MSL4DT7_8 8
|
|
C0MSL4TSP 0x0080114E CAN0 Message Slot 4 Time Stamp
|
|
C0MSL4TSP.C0MSL4TSP_15 15
|
|
C0MSL4TSP.C0MSL4TSP_14 14
|
|
C0MSL4TSP.C0MSL4TSP_13 13
|
|
C0MSL4TSP.C0MSL4TSP_12 12
|
|
C0MSL4TSP.C0MSL4TSP_11 11
|
|
C0MSL4TSP.C0MSL4TSP_10 10
|
|
C0MSL4TSP.C0MSL4TSP_9 9
|
|
C0MSL4TSP.C0MSL4TSP_8 8
|
|
C0MSL4TSP.C0MSL4TSP_7 7
|
|
C0MSL4TSP.C0MSL4TSP_6 6
|
|
C0MSL4TSP.C0MSL4TSP_5 5
|
|
C0MSL4TSP.C0MSL4TSP_4 4
|
|
C0MSL4TSP.C0MSL4TSP_3 3
|
|
C0MSL4TSP.C0MSL4TSP_2 2
|
|
C0MSL4TSP.C0MSL4TSP_1 1
|
|
C0MSL4TSP.C0MSL4TSP_0 0
|
|
C0MSL5SID0 0x00801150 CAN0 Message Slot 5 Standard ID0
|
|
C0MSL5SID0.SID4 7 standard ID4
|
|
C0MSL5SID0.SID3 6 standard ID3
|
|
C0MSL5SID0.SID2 5 standard ID2
|
|
C0MSL5SID0.SID1 4 standard ID1
|
|
C0MSL5SID0.SID0 3 standard ID0
|
|
C0MSL5SID1 0x00801151 CAN0 Message Slot 5 Standard ID1
|
|
C0MSL5SID1.SID10 15 standard ID10
|
|
C0MSL5SID1.SID9 14 standard ID9
|
|
C0MSL5SID1.SID8 13 standard ID8
|
|
C0MSL5SID1.SID7 12 standard ID7
|
|
C0MSL5SID1.SID6 11 standard ID6
|
|
C0MSL5SID1.SID5 10 standard ID5
|
|
C0MSL5EID0 0x00801152 CAN0 Message Slot 5 Extended ID0
|
|
C0MSL5EID0.EID3 7 extended ID3
|
|
C0MSL5EID0.EID2 6 extended ID2
|
|
C0MSL5EID0.EID1 5 extended ID1
|
|
C0MSL5EID0.EID0 4 extended ID0
|
|
C0MSL5EID1 0x00801153 CAN0 Message Slot 5 Extended ID1
|
|
C0MSL5EID1.EID11 15 extended ID11
|
|
C0MSL5EID1.EID10 14 extended ID10
|
|
C0MSL5EID1.EID9 13 extended ID9
|
|
C0MSL5EID1.EID8 12 extended ID8
|
|
C0MSL5EID1.EID7 11 extended ID7
|
|
C0MSL5EID1.EID6 10 extended ID6
|
|
C0MSL5EID1.EID5 9 extended ID5
|
|
C0MSL5EID1.EID4 8 extended ID4
|
|
C0MSL5EID2 0x00801154 CAN0 Message Slot 5 Extended ID2
|
|
C0MSL5EID2.EID17 7 extended ID17
|
|
C0MSL5EID2.EID16 6 extended ID16
|
|
C0MSL5EID2.EID15 5 extended ID15
|
|
C0MSL5EID2.EID14 4 extended ID14
|
|
C0MSL5EID2.EID13 3 extended ID13
|
|
C0MSL5EID2.EID12 2 extended ID12
|
|
C0MSL5DLC 0x00801155 CAN0 Message Slot 5 Data Length Register
|
|
C0MSL5DLC.DLC3 15 Sets data length
|
|
C0MSL5DLC.DLC2 14 Sets data length
|
|
C0MSL5DLC.DLC1 13 Sets data length
|
|
C0MSL5DLC.DLC0 12 Sets data length
|
|
C0MSL5DT0 0x00801156 CAN0 Message Slot 5 Data 0
|
|
C0MSL5DT0.C0MSL5DT0_7 7
|
|
C0MSL5DT0.C0MSL5DT0_6 6
|
|
C0MSL5DT0.C0MSL5DT0_5 5
|
|
C0MSL5DT0.C0MSL5DT0_4 4
|
|
C0MSL5DT0.C0MSL5DT0_3 3
|
|
C0MSL5DT0.C0MSL5DT0_2 2
|
|
C0MSL5DT0.C0MSL5DT0_1 1
|
|
C0MSL5DT0.C0MSL5DT0_0 0
|
|
C0MSL5DT1 0x00801157 CAN0 Message Slot 5 Data 1
|
|
C0MSL5DT1.C0MSL5DT1_15 15
|
|
C0MSL5DT1.C0MSL5DT1_14 14
|
|
C0MSL5DT1.C0MSL5DT1_13 13
|
|
C0MSL5DT1.C0MSL5DT1_12 12
|
|
C0MSL5DT1.C0MSL5DT1_11 11
|
|
C0MSL5DT1.C0MSL5DT1_10 10
|
|
C0MSL5DT1.C0MSL5DT1_9 9
|
|
C0MSL5DT1.C0MSL5DT1_8 8
|
|
C0MSL5DT2 0x00801158 CAN0 Message Slot 5 Data 2
|
|
C0MSL5DT2.C0MSL5DT2_7 7
|
|
C0MSL5DT2.C0MSL5DT2_6 6
|
|
C0MSL5DT2.C0MSL5DT2_5 5
|
|
C0MSL5DT2.C0MSL5DT2_4 4
|
|
C0MSL5DT2.C0MSL5DT2_3 3
|
|
C0MSL5DT2.C0MSL5DT2_2 2
|
|
C0MSL5DT2.C0MSL5DT2_1 1
|
|
C0MSL5DT2.C0MSL5DT2_0 0
|
|
C0MSL5DT3 0x00801159 CAN0 Message Slot 5 Data 3
|
|
C0MSL5DT3.C0MSL5DT3_15 15
|
|
C0MSL5DT3.C0MSL5DT3_14 14
|
|
C0MSL5DT3.C0MSL5DT3_13 13
|
|
C0MSL5DT3.C0MSL5DT3_12 12
|
|
C0MSL5DT3.C0MSL5DT3_11 11
|
|
C0MSL5DT3.C0MSL5DT3_10 10
|
|
C0MSL5DT3.C0MSL5DT3_9 9
|
|
C0MSL5DT3.C0MSL5DT3_8 8
|
|
C0MSL5DT4 0x0080115A CAN0 Message Slot 5 Data 4
|
|
C0MSL5DT4.C0MSL5DT4_7 7
|
|
C0MSL5DT4.C0MSL5DT4_6 6
|
|
C0MSL5DT4.C0MSL5DT4_5 5
|
|
C0MSL5DT4.C0MSL5DT4_4 4
|
|
C0MSL5DT4.C0MSL5DT4_3 3
|
|
C0MSL5DT4.C0MSL5DT4_2 2
|
|
C0MSL5DT4.C0MSL5DT4_1 1
|
|
C0MSL5DT4.C0MSL5DT4_0 0
|
|
C0MSL5DT5 0x0080115B CAN0 Message Slot 5 Data 5
|
|
C0MSL5DT5.C0MSL5DT5_15 15
|
|
C0MSL5DT5.C0MSL5DT5_14 14
|
|
C0MSL5DT5.C0MSL5DT5_13 13
|
|
C0MSL5DT5.C0MSL5DT5_12 12
|
|
C0MSL5DT5.C0MSL5DT5_11 11
|
|
C0MSL5DT5.C0MSL5DT5_10 10
|
|
C0MSL5DT5.C0MSL5DT5_9 9
|
|
C0MSL5DT5.C0MSL5DT5_8 8
|
|
C0MSL5DT6 0x0080115C CAN0 Message Slot 5 Data 6
|
|
C0MSL5DT6.C0MSL5DT6_7 7
|
|
C0MSL5DT6.C0MSL5DT6_6 6
|
|
C0MSL5DT6.C0MSL5DT6_5 5
|
|
C0MSL5DT6.C0MSL5DT6_4 4
|
|
C0MSL5DT6.C0MSL5DT6_3 3
|
|
C0MSL5DT6.C0MSL5DT6_2 2
|
|
C0MSL5DT6.C0MSL5DT6_1 1
|
|
C0MSL5DT6.C0MSL5DT6_0 0
|
|
C0MSL5DT7 0x0080115D CAN0 Message Slot 5 Data 7
|
|
C0MSL5DT7.C0MSL5DT7_15 15
|
|
C0MSL5DT7.C0MSL5DT7_14 14
|
|
C0MSL5DT7.C0MSL5DT7_13 13
|
|
C0MSL5DT7.C0MSL5DT7_12 12
|
|
C0MSL5DT7.C0MSL5DT7_11 11
|
|
C0MSL5DT7.C0MSL5DT7_10 10
|
|
C0MSL5DT7.C0MSL5DT7_9 9
|
|
C0MSL5DT7.C0MSL5DT7_8 8
|
|
C0MSL5TSP 0x0080115E CAN0 Message Slot 5 Time Stamp
|
|
C0MSL5TSP.C0MSL5TSP_15 15
|
|
C0MSL5TSP.C0MSL5TSP_14 14
|
|
C0MSL5TSP.C0MSL5TSP_13 13
|
|
C0MSL5TSP.C0MSL5TSP_12 12
|
|
C0MSL5TSP.C0MSL5TSP_11 11
|
|
C0MSL5TSP.C0MSL5TSP_10 10
|
|
C0MSL5TSP.C0MSL5TSP_9 9
|
|
C0MSL5TSP.C0MSL5TSP_8 8
|
|
C0MSL5TSP.C0MSL5TSP_7 7
|
|
C0MSL5TSP.C0MSL5TSP_6 6
|
|
C0MSL5TSP.C0MSL5TSP_5 5
|
|
C0MSL5TSP.C0MSL5TSP_4 4
|
|
C0MSL5TSP.C0MSL5TSP_3 3
|
|
C0MSL5TSP.C0MSL5TSP_2 2
|
|
C0MSL5TSP.C0MSL5TSP_1 1
|
|
C0MSL5TSP.C0MSL5TSP_0 0
|
|
C0MSL6SID0 0x00801160 CAN0 Message Slot 6 Standard ID0
|
|
C0MSL6SID0.SID4 7 standard ID4
|
|
C0MSL6SID0.SID3 6 standard ID3
|
|
C0MSL6SID0.SID2 5 standard ID2
|
|
C0MSL6SID0.SID1 4 standard ID1
|
|
C0MSL6SID0.SID0 3 standard ID0
|
|
C0MSL6SID1 0x00801161 CAN0 Message Slot 6 Standard ID1
|
|
C0MSL6SID1.SID10 15 standard ID10
|
|
C0MSL6SID1.SID9 14 standard ID9
|
|
C0MSL6SID1.SID8 13 standard ID8
|
|
C0MSL6SID1.SID7 12 standard ID7
|
|
C0MSL6SID1.SID6 11 standard ID6
|
|
C0MSL6SID1.SID5 10 standard ID5
|
|
C0MSL6EID0 0x00801162 CAN0 Message Slot 6 Extended ID0
|
|
C0MSL6EID0.EID3 7 extended ID3
|
|
C0MSL6EID0.EID2 6 extended ID2
|
|
C0MSL6EID0.EID1 5 extended ID1
|
|
C0MSL6EID0.EID0 4 extended ID0
|
|
C0MSL6EID1 0x00801163 CAN0 Message Slot 6 Extended ID1
|
|
C0MSL6EID1.EID11 15 extended ID11
|
|
C0MSL6EID1.EID10 14 extended ID10
|
|
C0MSL6EID1.EID9 13 extended ID9
|
|
C0MSL6EID1.EID8 12 extended ID8
|
|
C0MSL6EID1.EID7 11 extended ID7
|
|
C0MSL6EID1.EID6 10 extended ID6
|
|
C0MSL6EID1.EID5 9 extended ID5
|
|
C0MSL6EID1.EID4 8 extended ID4
|
|
C0MSL6EID2 0x00801164 CAN0 Message Slot 6 Extended ID2
|
|
C0MSL6EID2.EID17 7 extended ID17
|
|
C0MSL6EID2.EID16 6 extended ID16
|
|
C0MSL6EID2.EID15 5 extended ID15
|
|
C0MSL6EID2.EID14 4 extended ID14
|
|
C0MSL6EID2.EID13 3 extended ID13
|
|
C0MSL6EID2.EID12 2 extended ID12
|
|
C0MSL6DLC 0x00801165 CAN0 Message Slot 6 Data Length Register
|
|
C0MSL6DLC.DLC3 15 Sets data length
|
|
C0MSL6DLC.DLC2 14 Sets data length
|
|
C0MSL6DLC.DLC1 13 Sets data length
|
|
C0MSL6DLC.DLC0 12 Sets data length
|
|
C0MSL6DT0 0x00801166 CAN0 Message Slot 6 Data 0
|
|
C0MSL6DT0.C0MSL6DT0_7 7
|
|
C0MSL6DT0.C0MSL6DT0_6 6
|
|
C0MSL6DT0.C0MSL6DT0_5 5
|
|
C0MSL6DT0.C0MSL6DT0_4 4
|
|
C0MSL6DT0.C0MSL6DT0_3 3
|
|
C0MSL6DT0.C0MSL6DT0_2 2
|
|
C0MSL6DT0.C0MSL6DT0_1 1
|
|
C0MSL6DT0.C0MSL6DT0_0 0
|
|
C0MSL6DT1 0x00801167 CAN0 Message Slot 6 Data 1
|
|
C0MSL6DT1.C0MSL6DT1_15 15
|
|
C0MSL6DT1.C0MSL6DT1_14 14
|
|
C0MSL6DT1.C0MSL6DT1_13 13
|
|
C0MSL6DT1.C0MSL6DT1_12 12
|
|
C0MSL6DT1.C0MSL6DT1_11 11
|
|
C0MSL6DT1.C0MSL6DT1_10 10
|
|
C0MSL6DT1.C0MSL6DT1_9 9
|
|
C0MSL6DT1.C0MSL6DT1_8 8
|
|
C0MSL6DT2 0x00801168 CAN0 Message Slot 6 Data 2
|
|
C0MSL6DT2.C0MSL6DT2_7 7
|
|
C0MSL6DT2.C0MSL6DT2_6 6
|
|
C0MSL6DT2.C0MSL6DT2_5 5
|
|
C0MSL6DT2.C0MSL6DT2_4 4
|
|
C0MSL6DT2.C0MSL6DT2_3 3
|
|
C0MSL6DT2.C0MSL6DT2_2 2
|
|
C0MSL6DT2.C0MSL6DT2_1 1
|
|
C0MSL6DT2.C0MSL6DT2_0 0
|
|
C0MSL6DT3 0x00801169 CAN0 Message Slot 6 Data 3
|
|
C0MSL6DT3.C0MSL6DT3_15 15
|
|
C0MSL6DT3.C0MSL6DT3_14 14
|
|
C0MSL6DT3.C0MSL6DT3_13 13
|
|
C0MSL6DT3.C0MSL6DT3_12 12
|
|
C0MSL6DT3.C0MSL6DT3_11 11
|
|
C0MSL6DT3.C0MSL6DT3_10 10
|
|
C0MSL6DT3.C0MSL6DT3_9 9
|
|
C0MSL6DT3.C0MSL6DT3_8 8
|
|
C0MSL6DT4 0x0080116A CAN0 Message Slot 6 Data 4
|
|
C0MSL6DT4.C0MSL6DT4_7 7
|
|
C0MSL6DT4.C0MSL6DT4_6 6
|
|
C0MSL6DT4.C0MSL6DT4_5 5
|
|
C0MSL6DT4.C0MSL6DT4_4 4
|
|
C0MSL6DT4.C0MSL6DT4_3 3
|
|
C0MSL6DT4.C0MSL6DT4_2 2
|
|
C0MSL6DT4.C0MSL6DT4_1 1
|
|
C0MSL6DT4.C0MSL6DT4_0 0
|
|
C0MSL6DT5 0x0080116B CAN0 Message Slot 6 Data 5
|
|
C0MSL6DT5.C0MSL6DT5_15 15
|
|
C0MSL6DT5.C0MSL6DT5_14 14
|
|
C0MSL6DT5.C0MSL6DT5_13 13
|
|
C0MSL6DT5.C0MSL6DT5_12 12
|
|
C0MSL6DT5.C0MSL6DT5_11 11
|
|
C0MSL6DT5.C0MSL6DT5_10 10
|
|
C0MSL6DT5.C0MSL6DT5_9 9
|
|
C0MSL6DT5.C0MSL6DT5_8 8
|
|
C0MSL6DT6 0x0080116C CAN0 Message Slot 6 Data 6
|
|
C0MSL6DT6.C0MSL6DT6_7 7
|
|
C0MSL6DT6.C0MSL6DT6_6 6
|
|
C0MSL6DT6.C0MSL6DT6_5 5
|
|
C0MSL6DT6.C0MSL6DT6_4 4
|
|
C0MSL6DT6.C0MSL6DT6_3 3
|
|
C0MSL6DT6.C0MSL6DT6_2 2
|
|
C0MSL6DT6.C0MSL6DT6_1 1
|
|
C0MSL6DT6.C0MSL6DT6_0 0
|
|
C0MSL6DT7 0x0080116D CAN0 Message Slot 6 Data 7
|
|
C0MSL6DT7.C0MSL6DT7_15 15
|
|
C0MSL6DT7.C0MSL6DT7_14 14
|
|
C0MSL6DT7.C0MSL6DT7_13 13
|
|
C0MSL6DT7.C0MSL6DT7_12 12
|
|
C0MSL6DT7.C0MSL6DT7_11 11
|
|
C0MSL6DT7.C0MSL6DT7_10 10
|
|
C0MSL6DT7.C0MSL6DT7_9 9
|
|
C0MSL6DT7.C0MSL6DT7_8 8
|
|
C0MSL6TSP 0x0080116E CAN0 Message Slot 6 Time Stamp
|
|
C0MSL6TSP.C0MSL6TSP_15 15
|
|
C0MSL6TSP.C0MSL6TSP_14 14
|
|
C0MSL6TSP.C0MSL6TSP_13 13
|
|
C0MSL6TSP.C0MSL6TSP_12 12
|
|
C0MSL6TSP.C0MSL6TSP_11 11
|
|
C0MSL6TSP.C0MSL6TSP_10 10
|
|
C0MSL6TSP.C0MSL6TSP_9 9
|
|
C0MSL6TSP.C0MSL6TSP_8 8
|
|
C0MSL6TSP.C0MSL6TSP_7 7
|
|
C0MSL6TSP.C0MSL6TSP_6 6
|
|
C0MSL6TSP.C0MSL6TSP_5 5
|
|
C0MSL6TSP.C0MSL6TSP_4 4
|
|
C0MSL6TSP.C0MSL6TSP_3 3
|
|
C0MSL6TSP.C0MSL6TSP_2 2
|
|
C0MSL6TSP.C0MSL6TSP_1 1
|
|
C0MSL6TSP.C0MSL6TSP_0 0
|
|
C0MSL7SID0 0x00801170 CAN0 Message Slot 7 Standard ID0
|
|
C0MSL7SID0.SID4 7 standard ID4
|
|
C0MSL7SID0.SID3 6 standard ID3
|
|
C0MSL7SID0.SID2 5 standard ID2
|
|
C0MSL7SID0.SID1 4 standard ID1
|
|
C0MSL7SID0.SID0 3 standard ID0
|
|
C0MSL7SID1 0x00801171 CAN0 Message Slot 7 Standard ID1
|
|
C0MSL7SID1.SID10 15 standard ID10
|
|
C0MSL7SID1.SID9 14 standard ID9
|
|
C0MSL7SID1.SID8 13 standard ID8
|
|
C0MSL7SID1.SID7 12 standard ID7
|
|
C0MSL7SID1.SID6 11 standard ID6
|
|
C0MSL7SID1.SID5 10 standard ID5
|
|
C0MSL7EID0 0x00801172 CAN0 Message Slot 7 Extended ID0
|
|
C0MSL7EID0.EID3 7 extended ID3
|
|
C0MSL7EID0.EID2 6 extended ID2
|
|
C0MSL7EID0.EID1 5 extended ID1
|
|
C0MSL7EID0.EID0 4 extended ID0
|
|
C0MSL7EID1 0x00801173 CAN0 Message Slot 7 Extended ID1
|
|
C0MSL7EID1.EID11 15 extended ID11
|
|
C0MSL7EID1.EID10 14 extended ID10
|
|
C0MSL7EID1.EID9 13 extended ID9
|
|
C0MSL7EID1.EID8 12 extended ID8
|
|
C0MSL7EID1.EID7 11 extended ID7
|
|
C0MSL7EID1.EID6 10 extended ID6
|
|
C0MSL7EID1.EID5 9 extended ID5
|
|
C0MSL7EID1.EID4 8 extended ID4
|
|
C0MSL7EID2 0x00801174 CAN0 Message Slot 7 Extended ID2
|
|
C0MSL7EID2.EID17 7 extended ID17
|
|
C0MSL7EID2.EID16 6 extended ID16
|
|
C0MSL7EID2.EID15 5 extended ID15
|
|
C0MSL7EID2.EID14 4 extended ID14
|
|
C0MSL7EID2.EID13 3 extended ID13
|
|
C0MSL7EID2.EID12 2 extended ID12
|
|
C0MSL7DLC 0x00801175 CAN0 Message Slot 7 Data Length Register
|
|
C0MSL7DLC.DLC3 15 Sets data length
|
|
C0MSL7DLC.DLC2 14 Sets data length
|
|
C0MSL7DLC.DLC1 13 Sets data length
|
|
C0MSL7DLC.DLC0 12 Sets data length
|
|
C0MSL7DT0 0x00801176 CAN0 Message Slot 7 Data 0
|
|
C0MSL7DT0.C0MSL7DT0_7 7
|
|
C0MSL7DT0.C0MSL7DT0_6 6
|
|
C0MSL7DT0.C0MSL7DT0_5 5
|
|
C0MSL7DT0.C0MSL7DT0_4 4
|
|
C0MSL7DT0.C0MSL7DT0_3 3
|
|
C0MSL7DT0.C0MSL7DT0_2 2
|
|
C0MSL7DT0.C0MSL7DT0_1 1
|
|
C0MSL7DT0.C0MSL7DT0_0 0
|
|
C0MSL7DT1 0x00801177 CAN0 Message Slot 7 Data 1
|
|
C0MSL7DT1.C0MSL7DT1_15 15
|
|
C0MSL7DT1.C0MSL7DT1_14 14
|
|
C0MSL7DT1.C0MSL7DT1_13 13
|
|
C0MSL7DT1.C0MSL7DT1_12 12
|
|
C0MSL7DT1.C0MSL7DT1_11 11
|
|
C0MSL7DT1.C0MSL7DT1_10 10
|
|
C0MSL7DT1.C0MSL7DT1_9 9
|
|
C0MSL7DT1.C0MSL7DT1_8 8
|
|
C0MSL7DT2 0x00801178 CAN0 Message Slot 7 Data 2
|
|
C0MSL7DT2.C0MSL7DT2_7 7
|
|
C0MSL7DT2.C0MSL7DT2_6 6
|
|
C0MSL7DT2.C0MSL7DT2_5 5
|
|
C0MSL7DT2.C0MSL7DT2_4 4
|
|
C0MSL7DT2.C0MSL7DT2_3 3
|
|
C0MSL7DT2.C0MSL7DT2_2 2
|
|
C0MSL7DT2.C0MSL7DT2_1 1
|
|
C0MSL7DT2.C0MSL7DT2_0 0
|
|
C0MSL7DT3 0x00801179 CAN0 Message Slot 7 Data 3
|
|
C0MSL7DT3.C0MSL7DT3_15 15
|
|
C0MSL7DT3.C0MSL7DT3_14 14
|
|
C0MSL7DT3.C0MSL7DT3_13 13
|
|
C0MSL7DT3.C0MSL7DT3_12 12
|
|
C0MSL7DT3.C0MSL7DT3_11 11
|
|
C0MSL7DT3.C0MSL7DT3_10 10
|
|
C0MSL7DT3.C0MSL7DT3_9 9
|
|
C0MSL7DT3.C0MSL7DT3_8 8
|
|
C0MSL7DT4 0x0080117A CAN0 Message Slot 7 Data 4
|
|
C0MSL7DT4.C0MSL7DT4_7 7
|
|
C0MSL7DT4.C0MSL7DT4_6 6
|
|
C0MSL7DT4.C0MSL7DT4_5 5
|
|
C0MSL7DT4.C0MSL7DT4_4 4
|
|
C0MSL7DT4.C0MSL7DT4_3 3
|
|
C0MSL7DT4.C0MSL7DT4_2 2
|
|
C0MSL7DT4.C0MSL7DT4_1 1
|
|
C0MSL7DT4.C0MSL7DT4_0 0
|
|
C0MSL7DT5 0x0080117B CAN0 Message Slot 7 Data 5
|
|
C0MSL7DT5.C0MSL7DT5_15 15
|
|
C0MSL7DT5.C0MSL7DT5_14 14
|
|
C0MSL7DT5.C0MSL7DT5_13 13
|
|
C0MSL7DT5.C0MSL7DT5_12 12
|
|
C0MSL7DT5.C0MSL7DT5_11 11
|
|
C0MSL7DT5.C0MSL7DT5_10 10
|
|
C0MSL7DT5.C0MSL7DT5_9 9
|
|
C0MSL7DT5.C0MSL7DT5_8 8
|
|
C0MSL7DT6 0x0080117C CAN0 Message Slot 7 Data 6
|
|
C0MSL7DT6.C0MSL7DT6_7 7
|
|
C0MSL7DT6.C0MSL7DT6_6 6
|
|
C0MSL7DT6.C0MSL7DT6_5 5
|
|
C0MSL7DT6.C0MSL7DT6_4 4
|
|
C0MSL7DT6.C0MSL7DT6_3 3
|
|
C0MSL7DT6.C0MSL7DT6_2 2
|
|
C0MSL7DT6.C0MSL7DT6_1 1
|
|
C0MSL7DT6.C0MSL7DT6_0 0
|
|
C0MSL7DT7 0x0080117D CAN0 Message Slot 7 Data 7
|
|
C0MSL7DT7.C0MSL7DT7_15 15
|
|
C0MSL7DT7.C0MSL7DT7_14 14
|
|
C0MSL7DT7.C0MSL7DT7_13 13
|
|
C0MSL7DT7.C0MSL7DT7_12 12
|
|
C0MSL7DT7.C0MSL7DT7_11 11
|
|
C0MSL7DT7.C0MSL7DT7_10 10
|
|
C0MSL7DT7.C0MSL7DT7_9 9
|
|
C0MSL7DT7.C0MSL7DT7_8 8
|
|
C0MSL7TSP 0x0080117E CAN0 Message Slot 7 Time Stamp
|
|
C0MSL7TSP.C0MSL7TSP_15 15
|
|
C0MSL7TSP.C0MSL7TSP_14 14
|
|
C0MSL7TSP.C0MSL7TSP_13 13
|
|
C0MSL7TSP.C0MSL7TSP_12 12
|
|
C0MSL7TSP.C0MSL7TSP_11 11
|
|
C0MSL7TSP.C0MSL7TSP_10 10
|
|
C0MSL7TSP.C0MSL7TSP_9 9
|
|
C0MSL7TSP.C0MSL7TSP_8 8
|
|
C0MSL7TSP.C0MSL7TSP_7 7
|
|
C0MSL7TSP.C0MSL7TSP_6 6
|
|
C0MSL7TSP.C0MSL7TSP_5 5
|
|
C0MSL7TSP.C0MSL7TSP_4 4
|
|
C0MSL7TSP.C0MSL7TSP_3 3
|
|
C0MSL7TSP.C0MSL7TSP_2 2
|
|
C0MSL7TSP.C0MSL7TSP_1 1
|
|
C0MSL7TSP.C0MSL7TSP_0 0
|
|
C0MSL8SID0 0x00801180 CAN0 Message Slot 8 Standard ID0
|
|
C0MSL8SID0.SID4 7 standard ID4
|
|
C0MSL8SID0.SID3 6 standard ID3
|
|
C0MSL8SID0.SID2 5 standard ID2
|
|
C0MSL8SID0.SID1 4 standard ID1
|
|
C0MSL8SID0.SID0 3 standard ID0
|
|
C0MSL8SID1 0x00801181 CAN0 Message Slot 8 Standard ID1
|
|
C0MSL8SID1.SID10 15 standard ID10
|
|
C0MSL8SID1.SID9 14 standard ID9
|
|
C0MSL8SID1.SID8 13 standard ID8
|
|
C0MSL8SID1.SID7 12 standard ID7
|
|
C0MSL8SID1.SID6 11 standard ID6
|
|
C0MSL8SID1.SID5 10 standard ID5
|
|
C0MSL8EID0 0x00801182 CAN0 Message Slot 8 Extended ID0
|
|
C0MSL8EID0.EID3 7 extended ID3
|
|
C0MSL8EID0.EID2 6 extended ID2
|
|
C0MSL8EID0.EID1 5 extended ID1
|
|
C0MSL8EID0.EID0 4 extended ID0
|
|
C0MSL8EID1 0x00801183 CAN0 Message Slot 8 Extended ID1
|
|
C0MSL8EID1.EID11 15 extended ID11
|
|
C0MSL8EID1.EID10 14 extended ID10
|
|
C0MSL8EID1.EID9 13 extended ID9
|
|
C0MSL8EID1.EID8 12 extended ID8
|
|
C0MSL8EID1.EID7 11 extended ID7
|
|
C0MSL8EID1.EID6 10 extended ID6
|
|
C0MSL8EID1.EID5 9 extended ID5
|
|
C0MSL8EID1.EID4 8 extended ID4
|
|
C0MSL8EID2 0x00801184 CAN0 Message Slot 8 Extended ID2
|
|
C0MSL8EID2.EID17 7 extended ID17
|
|
C0MSL8EID2.EID16 6 extended ID16
|
|
C0MSL8EID2.EID15 5 extended ID15
|
|
C0MSL8EID2.EID14 4 extended ID14
|
|
C0MSL8EID2.EID13 3 extended ID13
|
|
C0MSL8EID2.EID12 2 extended ID12
|
|
C0MSL8DLC 0x00801185 CAN0 Message Slot 8 Data Length Register
|
|
C0MSL8DLC.DLC3 15 Sets data length
|
|
C0MSL8DLC.DLC2 14 Sets data length
|
|
C0MSL8DLC.DLC1 13 Sets data length
|
|
C0MSL8DLC.DLC0 12 Sets data length
|
|
C0MSL8DT0 0x00801186 CAN0 Message Slot 8 Data 0
|
|
C0MSL8DT0.C0MSL8DT0_7 7
|
|
C0MSL8DT0.C0MSL8DT0_6 6
|
|
C0MSL8DT0.C0MSL8DT0_5 5
|
|
C0MSL8DT0.C0MSL8DT0_4 4
|
|
C0MSL8DT0.C0MSL8DT0_3 3
|
|
C0MSL8DT0.C0MSL8DT0_2 2
|
|
C0MSL8DT0.C0MSL8DT0_1 1
|
|
C0MSL8DT0.C0MSL8DT0_0 0
|
|
C0MSL8DT1 0x00801187 CAN0 Message Slot 8 Data 1
|
|
C0MSL8DT1.C0MSL8DT1_15 15
|
|
C0MSL8DT1.C0MSL8DT1_14 14
|
|
C0MSL8DT1.C0MSL8DT1_13 13
|
|
C0MSL8DT1.C0MSL8DT1_12 12
|
|
C0MSL8DT1.C0MSL8DT1_11 11
|
|
C0MSL8DT1.C0MSL8DT1_10 10
|
|
C0MSL8DT1.C0MSL8DT1_9 9
|
|
C0MSL8DT1.C0MSL8DT1_8 8
|
|
C0MSL8DT2 0x00801188 CAN0 Message Slot 8 Data 2
|
|
C0MSL8DT2.C0MSL8DT2_7 7
|
|
C0MSL8DT2.C0MSL8DT2_6 6
|
|
C0MSL8DT2.C0MSL8DT2_5 5
|
|
C0MSL8DT2.C0MSL8DT2_4 4
|
|
C0MSL8DT2.C0MSL8DT2_3 3
|
|
C0MSL8DT2.C0MSL8DT2_2 2
|
|
C0MSL8DT2.C0MSL8DT2_1 1
|
|
C0MSL8DT2.C0MSL8DT2_0 0
|
|
C0MSL8DT3 0x00801189 CAN0 Message Slot 8 Data 3
|
|
C0MSL8DT3.C0MSL8DT3_15 15
|
|
C0MSL8DT3.C0MSL8DT3_14 14
|
|
C0MSL8DT3.C0MSL8DT3_13 13
|
|
C0MSL8DT3.C0MSL8DT3_12 12
|
|
C0MSL8DT3.C0MSL8DT3_11 11
|
|
C0MSL8DT3.C0MSL8DT3_10 10
|
|
C0MSL8DT3.C0MSL8DT3_9 9
|
|
C0MSL8DT3.C0MSL8DT3_8 8
|
|
C0MSL8DT4 0x0080118A CAN0 Message Slot 8 Data 4
|
|
C0MSL8DT4.C0MSL8DT4_7 7
|
|
C0MSL8DT4.C0MSL8DT4_6 6
|
|
C0MSL8DT4.C0MSL8DT4_5 5
|
|
C0MSL8DT4.C0MSL8DT4_4 4
|
|
C0MSL8DT4.C0MSL8DT4_3 3
|
|
C0MSL8DT4.C0MSL8DT4_2 2
|
|
C0MSL8DT4.C0MSL8DT4_1 1
|
|
C0MSL8DT4.C0MSL8DT4_0 0
|
|
C0MSL8DT5 0x0080118B CAN0 Message Slot 8 Data 5
|
|
C0MSL8DT5.C0MSL8DT5_15 15
|
|
C0MSL8DT5.C0MSL8DT5_14 14
|
|
C0MSL8DT5.C0MSL8DT5_13 13
|
|
C0MSL8DT5.C0MSL8DT5_12 12
|
|
C0MSL8DT5.C0MSL8DT5_11 11
|
|
C0MSL8DT5.C0MSL8DT5_10 10
|
|
C0MSL8DT5.C0MSL8DT5_9 9
|
|
C0MSL8DT5.C0MSL8DT5_8 8
|
|
C0MSL8DT6 0x0080118C CAN0 Message Slot 8 Data 6
|
|
C0MSL8DT6.C0MSL8DT6_7 7
|
|
C0MSL8DT6.C0MSL8DT6_6 6
|
|
C0MSL8DT6.C0MSL8DT6_5 5
|
|
C0MSL8DT6.C0MSL8DT6_4 4
|
|
C0MSL8DT6.C0MSL8DT6_3 3
|
|
C0MSL8DT6.C0MSL8DT6_2 2
|
|
C0MSL8DT6.C0MSL8DT6_1 1
|
|
C0MSL8DT6.C0MSL8DT6_0 0
|
|
C0MSL8DT7 0x0080118D CAN0 Message Slot 8 Data 7
|
|
C0MSL8DT7.C0MSL8DT7_15 15
|
|
C0MSL8DT7.C0MSL8DT7_14 14
|
|
C0MSL8DT7.C0MSL8DT7_13 13
|
|
C0MSL8DT7.C0MSL8DT7_12 12
|
|
C0MSL8DT7.C0MSL8DT7_11 11
|
|
C0MSL8DT7.C0MSL8DT7_10 10
|
|
C0MSL8DT7.C0MSL8DT7_9 9
|
|
C0MSL8DT7.C0MSL8DT7_8 8
|
|
C0MSL8TSP 0x0080118E CAN0 Message Slot 8 Time Stamp
|
|
C0MSL8TSP.C0MSL8TSP_15 15
|
|
C0MSL8TSP.C0MSL8TSP_14 14
|
|
C0MSL8TSP.C0MSL8TSP_13 13
|
|
C0MSL8TSP.C0MSL8TSP_12 12
|
|
C0MSL8TSP.C0MSL8TSP_11 11
|
|
C0MSL8TSP.C0MSL8TSP_10 10
|
|
C0MSL8TSP.C0MSL8TSP_9 9
|
|
C0MSL8TSP.C0MSL8TSP_8 8
|
|
C0MSL8TSP.C0MSL8TSP_7 7
|
|
C0MSL8TSP.C0MSL8TSP_6 6
|
|
C0MSL8TSP.C0MSL8TSP_5 5
|
|
C0MSL8TSP.C0MSL8TSP_4 4
|
|
C0MSL8TSP.C0MSL8TSP_3 3
|
|
C0MSL8TSP.C0MSL8TSP_2 2
|
|
C0MSL8TSP.C0MSL8TSP_1 1
|
|
C0MSL8TSP.C0MSL8TSP_0 0
|
|
C0MSL9SID0 0x00801190 CAN0 Message Slot 9 Standard ID0
|
|
C0MSL9SID0.SID4 7 standard ID4
|
|
C0MSL9SID0.SID3 6 standard ID3
|
|
C0MSL9SID0.SID2 5 standard ID2
|
|
C0MSL9SID0.SID1 4 standard ID1
|
|
C0MSL9SID0.SID0 3 standard ID0
|
|
C0MSL9SID1 0x00801191 CAN0 Message Slot 9 Standard ID1
|
|
C0MSL9SID1.SID10 15 standard ID10
|
|
C0MSL9SID1.SID9 14 standard ID9
|
|
C0MSL9SID1.SID8 13 standard ID8
|
|
C0MSL9SID1.SID7 12 standard ID7
|
|
C0MSL9SID1.SID6 11 standard ID6
|
|
C0MSL9SID1.SID5 10 standard ID5
|
|
C0MSL9EID0 0x00801192 CAN0 Message Slot 9 Extended ID0
|
|
C0MSL9EID0.EID3 7 extended ID3
|
|
C0MSL9EID0.EID2 6 extended ID2
|
|
C0MSL9EID0.EID1 5 extended ID1
|
|
C0MSL9EID0.EID0 4 extended ID0
|
|
C0MSL9EID1 0x00801193 CAN0 Message Slot 9 Extended ID1
|
|
C0MSL9EID1.EID11 15 extended ID11
|
|
C0MSL9EID1.EID10 14 extended ID10
|
|
C0MSL9EID1.EID9 13 extended ID9
|
|
C0MSL9EID1.EID8 12 extended ID8
|
|
C0MSL9EID1.EID7 11 extended ID7
|
|
C0MSL9EID1.EID6 10 extended ID6
|
|
C0MSL9EID1.EID5 9 extended ID5
|
|
C0MSL9EID1.EID4 8 extended ID4
|
|
C0MSL9EID2 0x00801194 CAN0 Message Slot 9 Extended ID2
|
|
C0MSL9EID2.EID17 7 extended ID17
|
|
C0MSL9EID2.EID16 6 extended ID16
|
|
C0MSL9EID2.EID15 5 extended ID15
|
|
C0MSL9EID2.EID14 4 extended ID14
|
|
C0MSL9EID2.EID13 3 extended ID13
|
|
C0MSL9EID2.EID12 2 extended ID12
|
|
C0MSL9DLC 0x00801195 CAN0 Message Slot 9 Data Length Register
|
|
C0MSL9DLC.DLC3 15 Sets data length
|
|
C0MSL9DLC.DLC2 14 Sets data length
|
|
C0MSL9DLC.DLC1 13 Sets data length
|
|
C0MSL9DLC.DLC0 12 Sets data length
|
|
C0MSL9DT0 0x00801196 CAN0 Message Slot 9 Data 0
|
|
C0MSL9DT0.C0MSL9DT0_7 7
|
|
C0MSL9DT0.C0MSL9DT0_6 6
|
|
C0MSL9DT0.C0MSL9DT0_5 5
|
|
C0MSL9DT0.C0MSL9DT0_4 4
|
|
C0MSL9DT0.C0MSL9DT0_3 3
|
|
C0MSL9DT0.C0MSL9DT0_2 2
|
|
C0MSL9DT0.C0MSL9DT0_1 1
|
|
C0MSL9DT0.C0MSL9DT0_0 0
|
|
C0MSL9DT1 0x00801197 CAN0 Message Slot 9 Data 1
|
|
C0MSL9DT1.C0MSL9DT1_15 15
|
|
C0MSL9DT1.C0MSL9DT1_14 14
|
|
C0MSL9DT1.C0MSL9DT1_13 13
|
|
C0MSL9DT1.C0MSL9DT1_12 12
|
|
C0MSL9DT1.C0MSL9DT1_11 11
|
|
C0MSL9DT1.C0MSL9DT1_10 10
|
|
C0MSL9DT1.C0MSL9DT1_9 9
|
|
C0MSL9DT1.C0MSL9DT1_8 8
|
|
C0MSL9DT2 0x00801198 CAN0 Message Slot 9 Data 2
|
|
C0MSL9DT2.C0MSL9DT2_7 7
|
|
C0MSL9DT2.C0MSL9DT2_6 6
|
|
C0MSL9DT2.C0MSL9DT2_5 5
|
|
C0MSL9DT2.C0MSL9DT2_4 4
|
|
C0MSL9DT2.C0MSL9DT2_3 3
|
|
C0MSL9DT2.C0MSL9DT2_2 2
|
|
C0MSL9DT2.C0MSL9DT2_1 1
|
|
C0MSL9DT2.C0MSL9DT2_0 0
|
|
C0MSL9DT3 0x00801199 CAN0 Message Slot 9 Data 3
|
|
C0MSL9DT3.C0MSL9DT3_15 15
|
|
C0MSL9DT3.C0MSL9DT3_14 14
|
|
C0MSL9DT3.C0MSL9DT3_13 13
|
|
C0MSL9DT3.C0MSL9DT3_12 12
|
|
C0MSL9DT3.C0MSL9DT3_11 11
|
|
C0MSL9DT3.C0MSL9DT3_10 10
|
|
C0MSL9DT3.C0MSL9DT3_9 9
|
|
C0MSL9DT3.C0MSL9DT3_8 8
|
|
C0MSL9DT4 0x0080119A CAN0 Message Slot 9 Data 4
|
|
C0MSL9DT4.C0MSL9DT4_7 7
|
|
C0MSL9DT4.C0MSL9DT4_6 6
|
|
C0MSL9DT4.C0MSL9DT4_5 5
|
|
C0MSL9DT4.C0MSL9DT4_4 4
|
|
C0MSL9DT4.C0MSL9DT4_3 3
|
|
C0MSL9DT4.C0MSL9DT4_2 2
|
|
C0MSL9DT4.C0MSL9DT4_1 1
|
|
C0MSL9DT4.C0MSL9DT4_0 0
|
|
C0MSL9DT5 0x0080119B CAN0 Message Slot 9 Data 5
|
|
C0MSL9DT5.C0MSL9DT5_15 15
|
|
C0MSL9DT5.C0MSL9DT5_14 14
|
|
C0MSL9DT5.C0MSL9DT5_13 13
|
|
C0MSL9DT5.C0MSL9DT5_12 12
|
|
C0MSL9DT5.C0MSL9DT5_11 11
|
|
C0MSL9DT5.C0MSL9DT5_10 10
|
|
C0MSL9DT5.C0MSL9DT5_9 9
|
|
C0MSL9DT5.C0MSL9DT5_8 8
|
|
C0MSL9DT6 0x0080119C CAN0 Message Slot 9 Data 6
|
|
C0MSL9DT6.C0MSL9DT6_7 7
|
|
C0MSL9DT6.C0MSL9DT6_6 6
|
|
C0MSL9DT6.C0MSL9DT6_5 5
|
|
C0MSL9DT6.C0MSL9DT6_4 4
|
|
C0MSL9DT6.C0MSL9DT6_3 3
|
|
C0MSL9DT6.C0MSL9DT6_2 2
|
|
C0MSL9DT6.C0MSL9DT6_1 1
|
|
C0MSL9DT6.C0MSL9DT6_0 0
|
|
C0MSL9DT7 0x0080119D CAN0 Message Slot 9 Data 7
|
|
C0MSL9DT7.C0MSL9DT7_15 15
|
|
C0MSL9DT7.C0MSL9DT7_14 14
|
|
C0MSL9DT7.C0MSL9DT7_13 13
|
|
C0MSL9DT7.C0MSL9DT7_12 12
|
|
C0MSL9DT7.C0MSL9DT7_11 11
|
|
C0MSL9DT7.C0MSL9DT7_10 10
|
|
C0MSL9DT7.C0MSL9DT7_9 9
|
|
C0MSL9DT7.C0MSL9DT7_8 8
|
|
C0MSL9TSP 0x0080119E CAN0 Message Slot 9 Time Stamp
|
|
C0MSL9TSP.C0MSL9TSP_15 15
|
|
C0MSL9TSP.C0MSL9TSP_14 14
|
|
C0MSL9TSP.C0MSL9TSP_13 13
|
|
C0MSL9TSP.C0MSL9TSP_12 12
|
|
C0MSL9TSP.C0MSL9TSP_11 11
|
|
C0MSL9TSP.C0MSL9TSP_10 10
|
|
C0MSL9TSP.C0MSL9TSP_9 9
|
|
C0MSL9TSP.C0MSL9TSP_8 8
|
|
C0MSL9TSP.C0MSL9TSP_7 7
|
|
C0MSL9TSP.C0MSL9TSP_6 6
|
|
C0MSL9TSP.C0MSL9TSP_5 5
|
|
C0MSL9TSP.C0MSL9TSP_4 4
|
|
C0MSL9TSP.C0MSL9TSP_3 3
|
|
C0MSL9TSP.C0MSL9TSP_2 2
|
|
C0MSL9TSP.C0MSL9TSP_1 1
|
|
C0MSL9TSP.C0MSL9TSP_0 0
|
|
C0MSL10SID0 0x008011A0 CAN0 Message Slot 10 Standard ID0
|
|
C0MSL10SID0.SID4 7 standard ID4
|
|
C0MSL10SID0.SID3 6 standard ID3
|
|
C0MSL10SID0.SID2 5 standard ID2
|
|
C0MSL10SID0.SID1 4 standard ID1
|
|
C0MSL10SID0.SID0 3 standard ID0
|
|
C0MSL10SID1 0x008011A1 CAN0 Message Slot 10 Standard ID1
|
|
C0MSL10SID1.SID10 15 standard ID10
|
|
C0MSL10SID1.SID9 14 standard ID9
|
|
C0MSL10SID1.SID8 13 standard ID8
|
|
C0MSL10SID1.SID7 12 standard ID7
|
|
C0MSL10SID1.SID6 11 standard ID6
|
|
C0MSL10SID1.SID5 10 standard ID5
|
|
C0MSL10EID0 0x008011A2 CAN0 Message Slot 10 Extended ID0
|
|
C0MSL10EID0.EID3 7 extended ID3
|
|
C0MSL10EID0.EID2 6 extended ID2
|
|
C0MSL10EID0.EID1 5 extended ID1
|
|
C0MSL10EID0.EID0 4 extended ID0
|
|
C0MSL10EID1 0x008011A3 CAN0 Message Slot 10 Extended ID1
|
|
C0MSL10EID1.EID11 15 extended ID11
|
|
C0MSL10EID1.EID10 14 extended ID10
|
|
C0MSL10EID1.EID9 13 extended ID9
|
|
C0MSL10EID1.EID8 12 extended ID8
|
|
C0MSL10EID1.EID7 11 extended ID7
|
|
C0MSL10EID1.EID6 10 extended ID6
|
|
C0MSL10EID1.EID5 9 extended ID5
|
|
C0MSL10EID1.EID4 8 extended ID4
|
|
C0MSL10EID2 0x008011A4 CAN0 Message Slot 10 Extended ID2
|
|
C0MSL10EID2.EID17 7 extended ID17
|
|
C0MSL10EID2.EID16 6 extended ID16
|
|
C0MSL10EID2.EID15 5 extended ID15
|
|
C0MSL10EID2.EID14 4 extended ID14
|
|
C0MSL10EID2.EID13 3 extended ID13
|
|
C0MSL10EID2.EID12 2 extended ID12
|
|
C0MSL10DLC 0x008011A5 CAN0 Message Slot 10 Data Length Register
|
|
C0MSL10DLC.DLC3 15 Sets data length
|
|
C0MSL10DLC.DLC2 14 Sets data length
|
|
C0MSL10DLC.DLC1 13 Sets data length
|
|
C0MSL10DLC.DLC0 12 Sets data length
|
|
C0MSL10DT0 0x008011A6 CAN0 Message Slot 10 Data 0
|
|
C0MSL10DT0.C0MSL10DT0_7 7
|
|
C0MSL10DT0.C0MSL10DT0_6 6
|
|
C0MSL10DT0.C0MSL10DT0_5 5
|
|
C0MSL10DT0.C0MSL10DT0_4 4
|
|
C0MSL10DT0.C0MSL10DT0_3 3
|
|
C0MSL10DT0.C0MSL10DT0_2 2
|
|
C0MSL10DT0.C0MSL10DT0_1 1
|
|
C0MSL10DT0.C0MSL10DT0_0 0
|
|
C0MSL10DT1 0x008011A7 CAN0 Message Slot 10 Data 1
|
|
C0MSL10DT1.C0MSL10DT1_15 15
|
|
C0MSL10DT1.C0MSL10DT1_14 14
|
|
C0MSL10DT1.C0MSL10DT1_13 13
|
|
C0MSL10DT1.C0MSL10DT1_12 12
|
|
C0MSL10DT1.C0MSL10DT1_11 11
|
|
C0MSL10DT1.C0MSL10DT1_10 10
|
|
C0MSL10DT1.C0MSL10DT1_9 9
|
|
C0MSL10DT1.C0MSL10DT1_8 8
|
|
C0MSL10DT2 0x008011A8 CAN0 Message Slot 10 Data 2
|
|
C0MSL10DT2.C0MSL10DT2_7 7
|
|
C0MSL10DT2.C0MSL10DT2_6 6
|
|
C0MSL10DT2.C0MSL10DT2_5 5
|
|
C0MSL10DT2.C0MSL10DT2_4 4
|
|
C0MSL10DT2.C0MSL10DT2_3 3
|
|
C0MSL10DT2.C0MSL10DT2_2 2
|
|
C0MSL10DT2.C0MSL10DT2_1 1
|
|
C0MSL10DT2.C0MSL10DT2_0 0
|
|
C0MSL10DT3 0x008011A9 CAN0 Message Slot 10 Data 3
|
|
C0MSL10DT3.C0MSL10DT3_15 15
|
|
C0MSL10DT3.C0MSL10DT3_14 14
|
|
C0MSL10DT3.C0MSL10DT3_13 13
|
|
C0MSL10DT3.C0MSL10DT3_12 12
|
|
C0MSL10DT3.C0MSL10DT3_11 11
|
|
C0MSL10DT3.C0MSL10DT3_10 10
|
|
C0MSL10DT3.C0MSL10DT3_9 9
|
|
C0MSL10DT3.C0MSL10DT3_8 8
|
|
C0MSL10DT4 0x008011AA CAN0 Message Slot 10 Data 4
|
|
C0MSL10DT4.C0MSL10DT4_7 7
|
|
C0MSL10DT4.C0MSL10DT4_6 6
|
|
C0MSL10DT4.C0MSL10DT4_5 5
|
|
C0MSL10DT4.C0MSL10DT4_4 4
|
|
C0MSL10DT4.C0MSL10DT4_3 3
|
|
C0MSL10DT4.C0MSL10DT4_2 2
|
|
C0MSL10DT4.C0MSL10DT4_1 1
|
|
C0MSL10DT4.C0MSL10DT4_0 0
|
|
C0MSL10DT5 0x008011AB CAN0 Message Slot 10 Data 5
|
|
C0MSL10DT5.C0MSL10DT5_15 15
|
|
C0MSL10DT5.C0MSL10DT5_14 14
|
|
C0MSL10DT5.C0MSL10DT5_13 13
|
|
C0MSL10DT5.C0MSL10DT5_12 12
|
|
C0MSL10DT5.C0MSL10DT5_11 11
|
|
C0MSL10DT5.C0MSL10DT5_10 10
|
|
C0MSL10DT5.C0MSL10DT5_9 9
|
|
C0MSL10DT5.C0MSL10DT5_8 8
|
|
C0MSL10DT6 0x008011AC CAN0 Message Slot 10 Data 6
|
|
C0MSL10DT6.C0MSL10DT6_7 7
|
|
C0MSL10DT6.C0MSL10DT6_6 6
|
|
C0MSL10DT6.C0MSL10DT6_5 5
|
|
C0MSL10DT6.C0MSL10DT6_4 4
|
|
C0MSL10DT6.C0MSL10DT6_3 3
|
|
C0MSL10DT6.C0MSL10DT6_2 2
|
|
C0MSL10DT6.C0MSL10DT6_1 1
|
|
C0MSL10DT6.C0MSL10DT6_0 0
|
|
C0MSL10DT7 0x008011AD CAN0 Message Slot 10 Data 7
|
|
C0MSL10DT7.C0MSL10DT7_15 15
|
|
C0MSL10DT7.C0MSL10DT7_14 14
|
|
C0MSL10DT7.C0MSL10DT7_13 13
|
|
C0MSL10DT7.C0MSL10DT7_12 12
|
|
C0MSL10DT7.C0MSL10DT7_11 11
|
|
C0MSL10DT7.C0MSL10DT7_10 10
|
|
C0MSL10DT7.C0MSL10DT7_9 9
|
|
C0MSL10DT7.C0MSL10DT7_8 8
|
|
C0MSL10TSP 0x008011AE CAN0 Message Slot 10 Time Stamp
|
|
C0MSL10TSP.C0MSL10TSP_15 15
|
|
C0MSL10TSP.C0MSL10TSP_14 14
|
|
C0MSL10TSP.C0MSL10TSP_13 13
|
|
C0MSL10TSP.C0MSL10TSP_12 12
|
|
C0MSL10TSP.C0MSL10TSP_11 11
|
|
C0MSL10TSP.C0MSL10TSP_10 10
|
|
C0MSL10TSP.C0MSL10TSP_9 9
|
|
C0MSL10TSP.C0MSL10TSP_8 8
|
|
C0MSL10TSP.C0MSL10TSP_7 7
|
|
C0MSL10TSP.C0MSL10TSP_6 6
|
|
C0MSL10TSP.C0MSL10TSP_5 5
|
|
C0MSL10TSP.C0MSL10TSP_4 4
|
|
C0MSL10TSP.C0MSL10TSP_3 3
|
|
C0MSL10TSP.C0MSL10TSP_2 2
|
|
C0MSL10TSP.C0MSL10TSP_1 1
|
|
C0MSL10TSP.C0MSL10TSP_0 0
|
|
C0MSL11SID0 0x008011B0 CAN0 Message Slot 11 Standard ID0
|
|
C0MSL11SID0.SID4 7 standard ID4
|
|
C0MSL11SID0.SID3 6 standard ID3
|
|
C0MSL11SID0.SID2 5 standard ID2
|
|
C0MSL11SID0.SID1 4 standard ID1
|
|
C0MSL11SID0.SID0 3 standard ID0
|
|
C0MSL11SID1 0x008011B1 CAN0 Message Slot 11 Standard ID1
|
|
C0MSL11SID1.SID10 15 standard ID10
|
|
C0MSL11SID1.SID9 14 standard ID9
|
|
C0MSL11SID1.SID8 13 standard ID8
|
|
C0MSL11SID1.SID7 12 standard ID7
|
|
C0MSL11SID1.SID6 11 standard ID6
|
|
C0MSL11SID1.SID5 10 standard ID5
|
|
C0MSL11EID0 0x008011B2 CAN0 Message Slot 11 Extended ID0
|
|
C0MSL11EID0.EID3 7 extended ID3
|
|
C0MSL11EID0.EID2 6 extended ID2
|
|
C0MSL11EID0.EID1 5 extended ID1
|
|
C0MSL11EID0.EID0 4 extended ID0
|
|
C0MSL11EID1 0x008011B3 CAN0 Message Slot 11 Extended ID1
|
|
C0MSL11EID1.EID11 15 extended ID11
|
|
C0MSL11EID1.EID10 14 extended ID10
|
|
C0MSL11EID1.EID9 13 extended ID9
|
|
C0MSL11EID1.EID8 12 extended ID8
|
|
C0MSL11EID1.EID7 11 extended ID7
|
|
C0MSL11EID1.EID6 10 extended ID6
|
|
C0MSL11EID1.EID5 9 extended ID5
|
|
C0MSL11EID1.EID4 8 extended ID4
|
|
C0MSL11EID2 0x008011B4 CAN0 Message Slot 11 Extended ID2
|
|
C0MSL11EID2.EID17 7 extended ID17
|
|
C0MSL11EID2.EID16 6 extended ID16
|
|
C0MSL11EID2.EID15 5 extended ID15
|
|
C0MSL11EID2.EID14 4 extended ID14
|
|
C0MSL11EID2.EID13 3 extended ID13
|
|
C0MSL11EID2.EID12 2 extended ID12
|
|
C0MSL11DLC 0x008011B5 CAN0 Message Slot 11 Data Length Register
|
|
C0MSL11DLC.DLC3 15 Sets data length
|
|
C0MSL11DLC.DLC2 14 Sets data length
|
|
C0MSL11DLC.DLC1 13 Sets data length
|
|
C0MSL11DLC.DLC0 12 Sets data length
|
|
C0MSL11DT0 0x008011B6 CAN0 Message Slot 11 Data 0
|
|
C0MSL11DT0.C0MSL11DT0_7 7
|
|
C0MSL11DT0.C0MSL11DT0_6 6
|
|
C0MSL11DT0.C0MSL11DT0_5 5
|
|
C0MSL11DT0.C0MSL11DT0_4 4
|
|
C0MSL11DT0.C0MSL11DT0_3 3
|
|
C0MSL11DT0.C0MSL11DT0_2 2
|
|
C0MSL11DT0.C0MSL11DT0_1 1
|
|
C0MSL11DT0.C0MSL11DT0_0 0
|
|
C0MSL11DT1 0x008011B7 CAN0 Message Slot 11 Data 1
|
|
C0MSL11DT1.C0MSL11DT1_15 15
|
|
C0MSL11DT1.C0MSL11DT1_14 14
|
|
C0MSL11DT1.C0MSL11DT1_13 13
|
|
C0MSL11DT1.C0MSL11DT1_12 12
|
|
C0MSL11DT1.C0MSL11DT1_11 11
|
|
C0MSL11DT1.C0MSL11DT1_10 10
|
|
C0MSL11DT1.C0MSL11DT1_9 9
|
|
C0MSL11DT1.C0MSL11DT1_8 8
|
|
C0MSL11DT2 0x008011B8 CAN0 Message Slot 11 Data 2
|
|
C0MSL11DT2.C0MSL11DT2_7 7
|
|
C0MSL11DT2.C0MSL11DT2_6 6
|
|
C0MSL11DT2.C0MSL11DT2_5 5
|
|
C0MSL11DT2.C0MSL11DT2_4 4
|
|
C0MSL11DT2.C0MSL11DT2_3 3
|
|
C0MSL11DT2.C0MSL11DT2_2 2
|
|
C0MSL11DT2.C0MSL11DT2_1 1
|
|
C0MSL11DT2.C0MSL11DT2_0 0
|
|
C0MSL11DT3 0x008011B9 CAN0 Message Slot 11 Data 3
|
|
C0MSL11DT3.C0MSL11DT3_15 15
|
|
C0MSL11DT3.C0MSL11DT3_14 14
|
|
C0MSL11DT3.C0MSL11DT3_13 13
|
|
C0MSL11DT3.C0MSL11DT3_12 12
|
|
C0MSL11DT3.C0MSL11DT3_11 11
|
|
C0MSL11DT3.C0MSL11DT3_10 10
|
|
C0MSL11DT3.C0MSL11DT3_9 9
|
|
C0MSL11DT3.C0MSL11DT3_8 8
|
|
C0MSL11DT4 0x008011BA CAN0 Message Slot 11 Data 4
|
|
C0MSL11DT4.C0MSL11DT4_7 7
|
|
C0MSL11DT4.C0MSL11DT4_6 6
|
|
C0MSL11DT4.C0MSL11DT4_5 5
|
|
C0MSL11DT4.C0MSL11DT4_4 4
|
|
C0MSL11DT4.C0MSL11DT4_3 3
|
|
C0MSL11DT4.C0MSL11DT4_2 2
|
|
C0MSL11DT4.C0MSL11DT4_1 1
|
|
C0MSL11DT4.C0MSL11DT4_0 0
|
|
C0MSL11DT5 0x008011BB CAN0 Message Slot 11 Data 5
|
|
C0MSL11DT5.C0MSL11DT5_15 15
|
|
C0MSL11DT5.C0MSL11DT5_14 14
|
|
C0MSL11DT5.C0MSL11DT5_13 13
|
|
C0MSL11DT5.C0MSL11DT5_12 12
|
|
C0MSL11DT5.C0MSL11DT5_11 11
|
|
C0MSL11DT5.C0MSL11DT5_10 10
|
|
C0MSL11DT5.C0MSL11DT5_9 9
|
|
C0MSL11DT5.C0MSL11DT5_8 8
|
|
C0MSL11DT6 0x008011BC CAN0 Message Slot 11 Data 6
|
|
C0MSL11DT6.C0MSL11DT6_7 7
|
|
C0MSL11DT6.C0MSL11DT6_6 6
|
|
C0MSL11DT6.C0MSL11DT6_5 5
|
|
C0MSL11DT6.C0MSL11DT6_4 4
|
|
C0MSL11DT6.C0MSL11DT6_3 3
|
|
C0MSL11DT6.C0MSL11DT6_2 2
|
|
C0MSL11DT6.C0MSL11DT6_1 1
|
|
C0MSL11DT6.C0MSL11DT6_0 0
|
|
C0MSL11DT7 0x008011BD CAN0 Message Slot 11 Data 7
|
|
C0MSL11DT7.C0MSL11DT7_15 15
|
|
C0MSL11DT7.C0MSL11DT7_14 14
|
|
C0MSL11DT7.C0MSL11DT7_13 13
|
|
C0MSL11DT7.C0MSL11DT7_12 12
|
|
C0MSL11DT7.C0MSL11DT7_11 11
|
|
C0MSL11DT7.C0MSL11DT7_10 10
|
|
C0MSL11DT7.C0MSL11DT7_9 9
|
|
C0MSL11DT7.C0MSL11DT7_8 8
|
|
C0MSL11TSP 0x008011BE CAN0 Message Slot 11 Time Stamp
|
|
C0MSL11TSP.C0MSL11TSP_15 15
|
|
C0MSL11TSP.C0MSL11TSP_14 14
|
|
C0MSL11TSP.C0MSL11TSP_13 13
|
|
C0MSL11TSP.C0MSL11TSP_12 12
|
|
C0MSL11TSP.C0MSL11TSP_11 11
|
|
C0MSL11TSP.C0MSL11TSP_10 10
|
|
C0MSL11TSP.C0MSL11TSP_9 9
|
|
C0MSL11TSP.C0MSL11TSP_8 8
|
|
C0MSL11TSP.C0MSL11TSP_7 7
|
|
C0MSL11TSP.C0MSL11TSP_6 6
|
|
C0MSL11TSP.C0MSL11TSP_5 5
|
|
C0MSL11TSP.C0MSL11TSP_4 4
|
|
C0MSL11TSP.C0MSL11TSP_3 3
|
|
C0MSL11TSP.C0MSL11TSP_2 2
|
|
C0MSL11TSP.C0MSL11TSP_1 1
|
|
C0MSL11TSP.C0MSL11TSP_0 0
|
|
C0MSL12SID0 0x008011C0 CAN0 Message Slot 12 Standard ID0
|
|
C0MSL12SID0.SID4 7 standard ID4
|
|
C0MSL12SID0.SID3 6 standard ID3
|
|
C0MSL12SID0.SID2 5 standard ID2
|
|
C0MSL12SID0.SID1 4 standard ID1
|
|
C0MSL12SID0.SID0 3 standard ID0
|
|
C0MSL12SID1 0x008011C1 CAN0 Message Slot 12 Standard ID1
|
|
C0MSL12SID1.SID10 15 standard ID10
|
|
C0MSL12SID1.SID9 14 standard ID9
|
|
C0MSL12SID1.SID8 13 standard ID8
|
|
C0MSL12SID1.SID7 12 standard ID7
|
|
C0MSL12SID1.SID6 11 standard ID6
|
|
C0MSL12SID1.SID5 10 standard ID5
|
|
C0MSL12EID0 0x008011C2 CAN0 Message Slot 12 Extended ID0
|
|
C0MSL12EID0.EID3 7 extended ID3
|
|
C0MSL12EID0.EID2 6 extended ID2
|
|
C0MSL12EID0.EID1 5 extended ID1
|
|
C0MSL12EID0.EID0 4 extended ID0
|
|
C0MSL12EID1 0x008011C3 CAN0 Message Slot 12 Extended ID1
|
|
C0MSL12EID1.EID11 15 extended ID11
|
|
C0MSL12EID1.EID10 14 extended ID10
|
|
C0MSL12EID1.EID9 13 extended ID9
|
|
C0MSL12EID1.EID8 12 extended ID8
|
|
C0MSL12EID1.EID7 11 extended ID7
|
|
C0MSL12EID1.EID6 10 extended ID6
|
|
C0MSL12EID1.EID5 9 extended ID5
|
|
C0MSL12EID1.EID4 8 extended ID4
|
|
C0MSL12EID2 0x008011C4 CAN0 Message Slot 12 Extended ID2
|
|
C0MSL12EID2.EID17 7 extended ID17
|
|
C0MSL12EID2.EID16 6 extended ID16
|
|
C0MSL12EID2.EID15 5 extended ID15
|
|
C0MSL12EID2.EID14 4 extended ID14
|
|
C0MSL12EID2.EID13 3 extended ID13
|
|
C0MSL12EID2.EID12 2 extended ID12
|
|
C0MSL12DLC 0x008011C5 CAN0 Message Slot 12 Data Length Register
|
|
C0MSL12DLC.DLC3 15 Sets data length
|
|
C0MSL12DLC.DLC2 14 Sets data length
|
|
C0MSL12DLC.DLC1 13 Sets data length
|
|
C0MSL12DLC.DLC0 12 Sets data length
|
|
C0MSL12DT0 0x008011C6 CAN0 Message Slot 12 Data 0
|
|
C0MSL12DT0.C0MSL12DT0_7 7
|
|
C0MSL12DT0.C0MSL12DT0_6 6
|
|
C0MSL12DT0.C0MSL12DT0_5 5
|
|
C0MSL12DT0.C0MSL12DT0_4 4
|
|
C0MSL12DT0.C0MSL12DT0_3 3
|
|
C0MSL12DT0.C0MSL12DT0_2 2
|
|
C0MSL12DT0.C0MSL12DT0_1 1
|
|
C0MSL12DT0.C0MSL12DT0_0 0
|
|
C0MSL12DT1 0x008011C7 CAN0 Message Slot 12 Data 1
|
|
C0MSL12DT1.C0MSL12DT1_15 15
|
|
C0MSL12DT1.C0MSL12DT1_14 14
|
|
C0MSL12DT1.C0MSL12DT1_13 13
|
|
C0MSL12DT1.C0MSL12DT1_12 12
|
|
C0MSL12DT1.C0MSL12DT1_11 11
|
|
C0MSL12DT1.C0MSL12DT1_10 10
|
|
C0MSL12DT1.C0MSL12DT1_9 9
|
|
C0MSL12DT1.C0MSL12DT1_8 8
|
|
C0MSL12DT2 0x008011C8 CAN0 Message Slot 12 Data 2
|
|
C0MSL12DT2.C0MSL12DT2_7 7
|
|
C0MSL12DT2.C0MSL12DT2_6 6
|
|
C0MSL12DT2.C0MSL12DT2_5 5
|
|
C0MSL12DT2.C0MSL12DT2_4 4
|
|
C0MSL12DT2.C0MSL12DT2_3 3
|
|
C0MSL12DT2.C0MSL12DT2_2 2
|
|
C0MSL12DT2.C0MSL12DT2_1 1
|
|
C0MSL12DT2.C0MSL12DT2_0 0
|
|
C0MSL12DT3 0x008011C9 CAN0 Message Slot 12 Data 3
|
|
C0MSL12DT3.C0MSL12DT3_15 15
|
|
C0MSL12DT3.C0MSL12DT3_14 14
|
|
C0MSL12DT3.C0MSL12DT3_13 13
|
|
C0MSL12DT3.C0MSL12DT3_12 12
|
|
C0MSL12DT3.C0MSL12DT3_11 11
|
|
C0MSL12DT3.C0MSL12DT3_10 10
|
|
C0MSL12DT3.C0MSL12DT3_9 9
|
|
C0MSL12DT3.C0MSL12DT3_8 8
|
|
C0MSL12DT4 0x008011CA CAN0 Message Slot 12 Data 4
|
|
C0MSL12DT4.C0MSL12DT4_7 7
|
|
C0MSL12DT4.C0MSL12DT4_6 6
|
|
C0MSL12DT4.C0MSL12DT4_5 5
|
|
C0MSL12DT4.C0MSL12DT4_4 4
|
|
C0MSL12DT4.C0MSL12DT4_3 3
|
|
C0MSL12DT4.C0MSL12DT4_2 2
|
|
C0MSL12DT4.C0MSL12DT4_1 1
|
|
C0MSL12DT4.C0MSL12DT4_0 0
|
|
C0MSL12DT5 0x008011CB CAN0 Message Slot 12 Data 5
|
|
C0MSL12DT5.C0MSL12DT5_15 15
|
|
C0MSL12DT5.C0MSL12DT5_14 14
|
|
C0MSL12DT5.C0MSL12DT5_13 13
|
|
C0MSL12DT5.C0MSL12DT5_12 12
|
|
C0MSL12DT5.C0MSL12DT5_11 11
|
|
C0MSL12DT5.C0MSL12DT5_10 10
|
|
C0MSL12DT5.C0MSL12DT5_9 9
|
|
C0MSL12DT5.C0MSL12DT5_8 8
|
|
C0MSL12DT6 0x008011CC CAN0 Message Slot 12 Data 6
|
|
C0MSL12DT6.C0MSL12DT6_7 7
|
|
C0MSL12DT6.C0MSL12DT6_6 6
|
|
C0MSL12DT6.C0MSL12DT6_5 5
|
|
C0MSL12DT6.C0MSL12DT6_4 4
|
|
C0MSL12DT6.C0MSL12DT6_3 3
|
|
C0MSL12DT6.C0MSL12DT6_2 2
|
|
C0MSL12DT6.C0MSL12DT6_1 1
|
|
C0MSL12DT6.C0MSL12DT6_0 0
|
|
C0MSL12DT7 0x008011CD CAN0 Message Slot 12 Data 7
|
|
C0MSL12DT7.C0MSL12DT7_15 15
|
|
C0MSL12DT7.C0MSL12DT7_14 14
|
|
C0MSL12DT7.C0MSL12DT7_13 13
|
|
C0MSL12DT7.C0MSL12DT7_12 12
|
|
C0MSL12DT7.C0MSL12DT7_11 11
|
|
C0MSL12DT7.C0MSL12DT7_10 10
|
|
C0MSL12DT7.C0MSL12DT7_9 9
|
|
C0MSL12DT7.C0MSL12DT7_8 8
|
|
C0MSL12TSP 0x008011CE CAN0 Message Slot 12 Time Stamp
|
|
C0MSL12TSP.C0MSL12TSP_15 15
|
|
C0MSL12TSP.C0MSL12TSP_14 14
|
|
C0MSL12TSP.C0MSL12TSP_13 13
|
|
C0MSL12TSP.C0MSL12TSP_12 12
|
|
C0MSL12TSP.C0MSL12TSP_11 11
|
|
C0MSL12TSP.C0MSL12TSP_10 10
|
|
C0MSL12TSP.C0MSL12TSP_9 9
|
|
C0MSL12TSP.C0MSL12TSP_8 8
|
|
C0MSL12TSP.C0MSL12TSP_7 7
|
|
C0MSL12TSP.C0MSL12TSP_6 6
|
|
C0MSL12TSP.C0MSL12TSP_5 5
|
|
C0MSL12TSP.C0MSL12TSP_4 4
|
|
C0MSL12TSP.C0MSL12TSP_3 3
|
|
C0MSL12TSP.C0MSL12TSP_2 2
|
|
C0MSL12TSP.C0MSL12TSP_1 1
|
|
C0MSL12TSP.C0MSL12TSP_0 0
|
|
C0MSL13SID0 0x008011D0 CAN0 Message Slot 13 Standard ID0
|
|
C0MSL13SID0.SID4 7 standard ID4
|
|
C0MSL13SID0.SID3 6 standard ID3
|
|
C0MSL13SID0.SID2 5 standard ID2
|
|
C0MSL13SID0.SID1 4 standard ID1
|
|
C0MSL13SID0.SID0 3 standard ID0
|
|
C0MSL13SID1 0x008011D1 CAN0 Message Slot 13 Standard ID1
|
|
C0MSL13SID1.SID10 15 standard ID10
|
|
C0MSL13SID1.SID9 14 standard ID9
|
|
C0MSL13SID1.SID8 13 standard ID8
|
|
C0MSL13SID1.SID7 12 standard ID7
|
|
C0MSL13SID1.SID6 11 standard ID6
|
|
C0MSL13SID1.SID5 10 standard ID5
|
|
C0MSL13EID0 0x008011D2 CAN0 Message Slot 13 Extended ID0
|
|
C0MSL13EID0.EID3 7 extended ID3
|
|
C0MSL13EID0.EID2 6 extended ID2
|
|
C0MSL13EID0.EID1 5 extended ID1
|
|
C0MSL13EID0.EID0 4 extended ID0
|
|
C0MSL13EID1 0x008011D3 CAN0 Message Slot 13 Extended ID1
|
|
C0MSL13EID1.EID11 15 extended ID11
|
|
C0MSL13EID1.EID10 14 extended ID10
|
|
C0MSL13EID1.EID9 13 extended ID9
|
|
C0MSL13EID1.EID8 12 extended ID8
|
|
C0MSL13EID1.EID7 11 extended ID7
|
|
C0MSL13EID1.EID6 10 extended ID6
|
|
C0MSL13EID1.EID5 9 extended ID5
|
|
C0MSL13EID1.EID4 8 extended ID4
|
|
C0MSL13EID2 0x008011D4 CAN0 Message Slot 13 Extended ID2
|
|
C0MSL13EID2.EID17 7 extended ID17
|
|
C0MSL13EID2.EID16 6 extended ID16
|
|
C0MSL13EID2.EID15 5 extended ID15
|
|
C0MSL13EID2.EID14 4 extended ID14
|
|
C0MSL13EID2.EID13 3 extended ID13
|
|
C0MSL13EID2.EID12 2 extended ID12
|
|
C0MSL13DLC 0x008011D5 CAN0 Message Slot 13 Data Length Register
|
|
C0MSL13DLC.DLC3 15 Sets data length
|
|
C0MSL13DLC.DLC2 14 Sets data length
|
|
C0MSL13DLC.DLC1 13 Sets data length
|
|
C0MSL13DLC.DLC0 12 Sets data length
|
|
C0MSL13DT0 0x008011D6 CAN0 Message Slot 13 Data 0
|
|
C0MSL13DT0.C0MSL13DT0_7 7
|
|
C0MSL13DT0.C0MSL13DT0_6 6
|
|
C0MSL13DT0.C0MSL13DT0_5 5
|
|
C0MSL13DT0.C0MSL13DT0_4 4
|
|
C0MSL13DT0.C0MSL13DT0_3 3
|
|
C0MSL13DT0.C0MSL13DT0_2 2
|
|
C0MSL13DT0.C0MSL13DT0_1 1
|
|
C0MSL13DT0.C0MSL13DT0_0 0
|
|
C0MSL13DT1 0x008011D7 CAN0 Message Slot 13 Data 1
|
|
C0MSL13DT1.C0MSL13DT1_15 15
|
|
C0MSL13DT1.C0MSL13DT1_14 14
|
|
C0MSL13DT1.C0MSL13DT1_13 13
|
|
C0MSL13DT1.C0MSL13DT1_12 12
|
|
C0MSL13DT1.C0MSL13DT1_11 11
|
|
C0MSL13DT1.C0MSL13DT1_10 10
|
|
C0MSL13DT1.C0MSL13DT1_9 9
|
|
C0MSL13DT1.C0MSL13DT1_8 8
|
|
C0MSL13DT2 0x008011D8 CAN0 Message Slot 13 Data 2
|
|
C0MSL13DT2.C0MSL13DT2_7 7
|
|
C0MSL13DT2.C0MSL13DT2_6 6
|
|
C0MSL13DT2.C0MSL13DT2_5 5
|
|
C0MSL13DT2.C0MSL13DT2_4 4
|
|
C0MSL13DT2.C0MSL13DT2_3 3
|
|
C0MSL13DT2.C0MSL13DT2_2 2
|
|
C0MSL13DT2.C0MSL13DT2_1 1
|
|
C0MSL13DT2.C0MSL13DT2_0 0
|
|
C0MSL13DT3 0x008011D9 CAN0 Message Slot 13 Data 3
|
|
C0MSL13DT3.C0MSL13DT3_15 15
|
|
C0MSL13DT3.C0MSL13DT3_14 14
|
|
C0MSL13DT3.C0MSL13DT3_13 13
|
|
C0MSL13DT3.C0MSL13DT3_12 12
|
|
C0MSL13DT3.C0MSL13DT3_11 11
|
|
C0MSL13DT3.C0MSL13DT3_10 10
|
|
C0MSL13DT3.C0MSL13DT3_9 9
|
|
C0MSL13DT3.C0MSL13DT3_8 8
|
|
C0MSL13DT4 0x008011DA CAN0 Message Slot 13 Data 4
|
|
C0MSL13DT4.C0MSL13DT4_7 7
|
|
C0MSL13DT4.C0MSL13DT4_6 6
|
|
C0MSL13DT4.C0MSL13DT4_5 5
|
|
C0MSL13DT4.C0MSL13DT4_4 4
|
|
C0MSL13DT4.C0MSL13DT4_3 3
|
|
C0MSL13DT4.C0MSL13DT4_2 2
|
|
C0MSL13DT4.C0MSL13DT4_1 1
|
|
C0MSL13DT4.C0MSL13DT4_0 0
|
|
C0MSL13DT5 0x008011DB CAN0 Message Slot 13 Data 5
|
|
C0MSL13DT5.C0MSL13DT5_15 15
|
|
C0MSL13DT5.C0MSL13DT5_14 14
|
|
C0MSL13DT5.C0MSL13DT5_13 13
|
|
C0MSL13DT5.C0MSL13DT5_12 12
|
|
C0MSL13DT5.C0MSL13DT5_11 11
|
|
C0MSL13DT5.C0MSL13DT5_10 10
|
|
C0MSL13DT5.C0MSL13DT5_9 9
|
|
C0MSL13DT5.C0MSL13DT5_8 8
|
|
C0MSL13DT6 0x008011DC CAN0 Message Slot 13 Data 6
|
|
C0MSL13DT6.C0MSL13DT6_7 7
|
|
C0MSL13DT6.C0MSL13DT6_6 6
|
|
C0MSL13DT6.C0MSL13DT6_5 5
|
|
C0MSL13DT6.C0MSL13DT6_4 4
|
|
C0MSL13DT6.C0MSL13DT6_3 3
|
|
C0MSL13DT6.C0MSL13DT6_2 2
|
|
C0MSL13DT6.C0MSL13DT6_1 1
|
|
C0MSL13DT6.C0MSL13DT6_0 0
|
|
C0MSL13DT7 0x008011DD CAN0 Message Slot 13 Data 7
|
|
C0MSL13DT7.C0MSL13DT7_15 15
|
|
C0MSL13DT7.C0MSL13DT7_14 14
|
|
C0MSL13DT7.C0MSL13DT7_13 13
|
|
C0MSL13DT7.C0MSL13DT7_12 12
|
|
C0MSL13DT7.C0MSL13DT7_11 11
|
|
C0MSL13DT7.C0MSL13DT7_10 10
|
|
C0MSL13DT7.C0MSL13DT7_9 9
|
|
C0MSL13DT7.C0MSL13DT7_8 8
|
|
C0MSL13TSP 0x008011DE CAN0 Message Slot 13 Time Stamp
|
|
C0MSL13TSP.C0MSL13TSP_15 15
|
|
C0MSL13TSP.C0MSL13TSP_14 14
|
|
C0MSL13TSP.C0MSL13TSP_13 13
|
|
C0MSL13TSP.C0MSL13TSP_12 12
|
|
C0MSL13TSP.C0MSL13TSP_11 11
|
|
C0MSL13TSP.C0MSL13TSP_10 10
|
|
C0MSL13TSP.C0MSL13TSP_9 9
|
|
C0MSL13TSP.C0MSL13TSP_8 8
|
|
C0MSL13TSP.C0MSL13TSP_7 7
|
|
C0MSL13TSP.C0MSL13TSP_6 6
|
|
C0MSL13TSP.C0MSL13TSP_5 5
|
|
C0MSL13TSP.C0MSL13TSP_4 4
|
|
C0MSL13TSP.C0MSL13TSP_3 3
|
|
C0MSL13TSP.C0MSL13TSP_2 2
|
|
C0MSL13TSP.C0MSL13TSP_1 1
|
|
C0MSL13TSP.C0MSL13TSP_0 0
|
|
C0MSL14SID0 0x008011E0 CAN0 Message Slot 14 Standard ID0
|
|
C0MSL14SID0.SID4 7 standard ID4
|
|
C0MSL14SID0.SID3 6 standard ID3
|
|
C0MSL14SID0.SID2 5 standard ID2
|
|
C0MSL14SID0.SID1 4 standard ID1
|
|
C0MSL14SID0.SID0 3 standard ID0
|
|
C0MSL14SID1 0x008011E1 CAN0 Message Slot 14 Standard ID1
|
|
C0MSL14SID1.SID10 15 standard ID10
|
|
C0MSL14SID1.SID9 14 standard ID9
|
|
C0MSL14SID1.SID8 13 standard ID8
|
|
C0MSL14SID1.SID7 12 standard ID7
|
|
C0MSL14SID1.SID6 11 standard ID6
|
|
C0MSL14SID1.SID5 10 standard ID5
|
|
C0MSL14EID0 0x008011E2 CAN0 Message Slot 14 Extended ID0
|
|
C0MSL14EID0.EID3 7 extended ID3
|
|
C0MSL14EID0.EID2 6 extended ID2
|
|
C0MSL14EID0.EID1 5 extended ID1
|
|
C0MSL14EID0.EID0 4 extended ID0
|
|
C0MSL14EID1 0x008011E3 CAN0 Message Slot 14 Extended ID1
|
|
C0MSL14EID1.EID11 15 extended ID11
|
|
C0MSL14EID1.EID10 14 extended ID10
|
|
C0MSL14EID1.EID9 13 extended ID9
|
|
C0MSL14EID1.EID8 12 extended ID8
|
|
C0MSL14EID1.EID7 11 extended ID7
|
|
C0MSL14EID1.EID6 10 extended ID6
|
|
C0MSL14EID1.EID5 9 extended ID5
|
|
C0MSL14EID1.EID4 8 extended ID4
|
|
C0MSL14EID2 0x008011E4 CAN0 Message Slot 14 Extended ID2
|
|
C0MSL14EID2.EID17 7 extended ID17
|
|
C0MSL14EID2.EID16 6 extended ID16
|
|
C0MSL14EID2.EID15 5 extended ID15
|
|
C0MSL14EID2.EID14 4 extended ID14
|
|
C0MSL14EID2.EID13 3 extended ID13
|
|
C0MSL14EID2.EID12 2 extended ID12
|
|
C0MSL14DLC 0x008011E5 CAN0 Message Slot 14 Data Length Register
|
|
C0MSL14DLC.DLC3 15 Sets data length
|
|
C0MSL14DLC.DLC2 14 Sets data length
|
|
C0MSL14DLC.DLC1 13 Sets data length
|
|
C0MSL14DLC.DLC0 12 Sets data length
|
|
C0MSL14DT0 0x008011E6 CAN0 Message Slot 14 Data 0
|
|
C0MSL14DT0.C0MSL14DT0_7 7
|
|
C0MSL14DT0.C0MSL14DT0_6 6
|
|
C0MSL14DT0.C0MSL14DT0_5 5
|
|
C0MSL14DT0.C0MSL14DT0_4 4
|
|
C0MSL14DT0.C0MSL14DT0_3 3
|
|
C0MSL14DT0.C0MSL14DT0_2 2
|
|
C0MSL14DT0.C0MSL14DT0_1 1
|
|
C0MSL14DT0.C0MSL14DT0_0 0
|
|
C0MSL14DT1 0x008011E7 CAN0 Message Slot 14 Data 1
|
|
C0MSL14DT1.C0MSL14DT1_15 15
|
|
C0MSL14DT1.C0MSL14DT1_14 14
|
|
C0MSL14DT1.C0MSL14DT1_13 13
|
|
C0MSL14DT1.C0MSL14DT1_12 12
|
|
C0MSL14DT1.C0MSL14DT1_11 11
|
|
C0MSL14DT1.C0MSL14DT1_10 10
|
|
C0MSL14DT1.C0MSL14DT1_9 9
|
|
C0MSL14DT1.C0MSL14DT1_8 8
|
|
C0MSL14DT2 0x008011E8 CAN0 Message Slot 14 Data 2
|
|
C0MSL14DT2.C0MSL14DT2_7 7
|
|
C0MSL14DT2.C0MSL14DT2_6 6
|
|
C0MSL14DT2.C0MSL14DT2_5 5
|
|
C0MSL14DT2.C0MSL14DT2_4 4
|
|
C0MSL14DT2.C0MSL14DT2_3 3
|
|
C0MSL14DT2.C0MSL14DT2_2 2
|
|
C0MSL14DT2.C0MSL14DT2_1 1
|
|
C0MSL14DT2.C0MSL14DT2_0 0
|
|
C0MSL14DT3 0x008011E9 CAN0 Message Slot 14 Data 3
|
|
C0MSL14DT3.C0MSL14DT3_15 15
|
|
C0MSL14DT3.C0MSL14DT3_14 14
|
|
C0MSL14DT3.C0MSL14DT3_13 13
|
|
C0MSL14DT3.C0MSL14DT3_12 12
|
|
C0MSL14DT3.C0MSL14DT3_11 11
|
|
C0MSL14DT3.C0MSL14DT3_10 10
|
|
C0MSL14DT3.C0MSL14DT3_9 9
|
|
C0MSL14DT3.C0MSL14DT3_8 8
|
|
C0MSL14DT4 0x008011EA CAN0 Message Slot 14 Data 4
|
|
C0MSL14DT4.C0MSL14DT4_7 7
|
|
C0MSL14DT4.C0MSL14DT4_6 6
|
|
C0MSL14DT4.C0MSL14DT4_5 5
|
|
C0MSL14DT4.C0MSL14DT4_4 4
|
|
C0MSL14DT4.C0MSL14DT4_3 3
|
|
C0MSL14DT4.C0MSL14DT4_2 2
|
|
C0MSL14DT4.C0MSL14DT4_1 1
|
|
C0MSL14DT4.C0MSL14DT4_0 0
|
|
C0MSL14DT5 0x008011EB CAN0 Message Slot 14 Data 5
|
|
C0MSL14DT5.C0MSL14DT5_15 15
|
|
C0MSL14DT5.C0MSL14DT5_14 14
|
|
C0MSL14DT5.C0MSL14DT5_13 13
|
|
C0MSL14DT5.C0MSL14DT5_12 12
|
|
C0MSL14DT5.C0MSL14DT5_11 11
|
|
C0MSL14DT5.C0MSL14DT5_10 10
|
|
C0MSL14DT5.C0MSL14DT5_9 9
|
|
C0MSL14DT5.C0MSL14DT5_8 8
|
|
C0MSL14DT6 0x008011EC CAN0 Message Slot 14 Data 6
|
|
C0MSL14DT6.C0MSL14DT6_7 7
|
|
C0MSL14DT6.C0MSL14DT6_6 6
|
|
C0MSL14DT6.C0MSL14DT6_5 5
|
|
C0MSL14DT6.C0MSL14DT6_4 4
|
|
C0MSL14DT6.C0MSL14DT6_3 3
|
|
C0MSL14DT6.C0MSL14DT6_2 2
|
|
C0MSL14DT6.C0MSL14DT6_1 1
|
|
C0MSL14DT6.C0MSL14DT6_0 0
|
|
C0MSL14DT7 0x008011ED CAN0 Message Slot 14 Data 7
|
|
C0MSL14DT7.C0MSL14DT7_15 15
|
|
C0MSL14DT7.C0MSL14DT7_14 14
|
|
C0MSL14DT7.C0MSL14DT7_13 13
|
|
C0MSL14DT7.C0MSL14DT7_12 12
|
|
C0MSL14DT7.C0MSL14DT7_11 11
|
|
C0MSL14DT7.C0MSL14DT7_10 10
|
|
C0MSL14DT7.C0MSL14DT7_9 9
|
|
C0MSL14DT7.C0MSL14DT7_8 8
|
|
C0MSL14TSP 0x008011EE CAN0 Message Slot 14 Time Stamp
|
|
C0MSL14TSP.C0MSL14TSP_15 15
|
|
C0MSL14TSP.C0MSL14TSP_14 14
|
|
C0MSL14TSP.C0MSL14TSP_13 13
|
|
C0MSL14TSP.C0MSL14TSP_12 12
|
|
C0MSL14TSP.C0MSL14TSP_11 11
|
|
C0MSL14TSP.C0MSL14TSP_10 10
|
|
C0MSL14TSP.C0MSL14TSP_9 9
|
|
C0MSL14TSP.C0MSL14TSP_8 8
|
|
C0MSL14TSP.C0MSL14TSP_7 7
|
|
C0MSL14TSP.C0MSL14TSP_6 6
|
|
C0MSL14TSP.C0MSL14TSP_5 5
|
|
C0MSL14TSP.C0MSL14TSP_4 4
|
|
C0MSL14TSP.C0MSL14TSP_3 3
|
|
C0MSL14TSP.C0MSL14TSP_2 2
|
|
C0MSL14TSP.C0MSL14TSP_1 1
|
|
C0MSL14TSP.C0MSL14TSP_0 0
|
|
C0MSL15SID0 0x008011F0 CAN0 Message Slot 15 Standard ID0
|
|
C0MSL15SID0.SID4 7 standard ID4
|
|
C0MSL15SID0.SID3 6 standard ID3
|
|
C0MSL15SID0.SID2 5 standard ID2
|
|
C0MSL15SID0.SID1 4 standard ID1
|
|
C0MSL15SID0.SID0 3 standard ID0
|
|
C0MSL15SID1 0x008011F1 CAN0 Message Slot 15 Standard ID1
|
|
C0MSL15SID1.SID10 15 standard ID10
|
|
C0MSL15SID1.SID9 14 standard ID9
|
|
C0MSL15SID1.SID8 13 standard ID8
|
|
C0MSL15SID1.SID7 12 standard ID7
|
|
C0MSL15SID1.SID6 11 standard ID6
|
|
C0MSL15SID1.SID5 10 standard ID5
|
|
C0MSL15EID0 0x008011F2 CAN0 Message Slot 15 Extended ID0
|
|
C0MSL15EID0.EID3 7 extended ID3
|
|
C0MSL15EID0.EID2 6 extended ID2
|
|
C0MSL15EID0.EID1 5 extended ID1
|
|
C0MSL15EID0.EID0 4 extended ID0
|
|
C0MSL15EID1 0x008011F3 CAN0 Message Slot 15 Extended ID1
|
|
C0MSL15EID1.EID11 15 extended ID11
|
|
C0MSL15EID1.EID10 14 extended ID10
|
|
C0MSL15EID1.EID9 13 extended ID9
|
|
C0MSL15EID1.EID8 12 extended ID8
|
|
C0MSL15EID1.EID7 11 extended ID7
|
|
C0MSL15EID1.EID6 10 extended ID6
|
|
C0MSL15EID1.EID5 9 extended ID5
|
|
C0MSL15EID1.EID4 8 extended ID4
|
|
C0MSL15EID2 0x008011F4 CAN0 Message Slot 15 Extended ID2
|
|
C0MSL15EID2.EID17 7 extended ID17
|
|
C0MSL15EID2.EID16 6 extended ID16
|
|
C0MSL15EID2.EID15 5 extended ID15
|
|
C0MSL15EID2.EID14 4 extended ID14
|
|
C0MSL15EID2.EID13 3 extended ID13
|
|
C0MSL15EID2.EID12 2 extended ID12
|
|
C0MSL15DLC 0x008011F5 CAN0 Message Slot 15 Data Length Register
|
|
C0MSL15DLC.DLC3 15 Sets data length
|
|
C0MSL15DLC.DLC2 14 Sets data length
|
|
C0MSL15DLC.DLC1 13 Sets data length
|
|
C0MSL15DLC.DLC0 12 Sets data length
|
|
C0MSL15DT0 0x008011F6 CAN0 Message Slot 15 Data 0
|
|
C0MSL15DT0.C0MSL15DT0_7 7
|
|
C0MSL15DT0.C0MSL15DT0_6 6
|
|
C0MSL15DT0.C0MSL15DT0_5 5
|
|
C0MSL15DT0.C0MSL15DT0_4 4
|
|
C0MSL15DT0.C0MSL15DT0_3 3
|
|
C0MSL15DT0.C0MSL15DT0_2 2
|
|
C0MSL15DT0.C0MSL15DT0_1 1
|
|
C0MSL15DT0.C0MSL15DT0_0 0
|
|
C0MSL15DT1 0x008011F7 CAN0 Message Slot 15 Data 1
|
|
C0MSL15DT1.C0MSL15DT1_15 15
|
|
C0MSL15DT1.C0MSL15DT1_14 14
|
|
C0MSL15DT1.C0MSL15DT1_13 13
|
|
C0MSL15DT1.C0MSL15DT1_12 12
|
|
C0MSL15DT1.C0MSL15DT1_11 11
|
|
C0MSL15DT1.C0MSL15DT1_10 10
|
|
C0MSL15DT1.C0MSL15DT1_9 9
|
|
C0MSL15DT1.C0MSL15DT1_8 8
|
|
C0MSL15DT2 0x008011F8 CAN0 Message Slot 15 Data 2
|
|
C0MSL15DT2.C0MSL15DT2_7 7
|
|
C0MSL15DT2.C0MSL15DT2_6 6
|
|
C0MSL15DT2.C0MSL15DT2_5 5
|
|
C0MSL15DT2.C0MSL15DT2_4 4
|
|
C0MSL15DT2.C0MSL15DT2_3 3
|
|
C0MSL15DT2.C0MSL15DT2_2 2
|
|
C0MSL15DT2.C0MSL15DT2_1 1
|
|
C0MSL15DT2.C0MSL15DT2_0 0
|
|
C0MSL15DT3 0x008011F9 CAN0 Message Slot 15 Data 3
|
|
C0MSL15DT3.C0MSL15DT3_15 15
|
|
C0MSL15DT3.C0MSL15DT3_14 14
|
|
C0MSL15DT3.C0MSL15DT3_13 13
|
|
C0MSL15DT3.C0MSL15DT3_12 12
|
|
C0MSL15DT3.C0MSL15DT3_11 11
|
|
C0MSL15DT3.C0MSL15DT3_10 10
|
|
C0MSL15DT3.C0MSL15DT3_9 9
|
|
C0MSL15DT3.C0MSL15DT3_8 8
|
|
C0MSL15DT4 0x008011FA CAN0 Message Slot 15 Data 4
|
|
C0MSL15DT4.C0MSL15DT4_7 7
|
|
C0MSL15DT4.C0MSL15DT4_6 6
|
|
C0MSL15DT4.C0MSL15DT4_5 5
|
|
C0MSL15DT4.C0MSL15DT4_4 4
|
|
C0MSL15DT4.C0MSL15DT4_3 3
|
|
C0MSL15DT4.C0MSL15DT4_2 2
|
|
C0MSL15DT4.C0MSL15DT4_1 1
|
|
C0MSL15DT4.C0MSL15DT4_0 0
|
|
C0MSL15DT5 0x008011FB CAN0 Message Slot 15 Data 5
|
|
C0MSL15DT5.C0MSL15DT5_15 15
|
|
C0MSL15DT5.C0MSL15DT5_14 14
|
|
C0MSL15DT5.C0MSL15DT5_13 13
|
|
C0MSL15DT5.C0MSL15DT5_12 12
|
|
C0MSL15DT5.C0MSL15DT5_11 11
|
|
C0MSL15DT5.C0MSL15DT5_10 10
|
|
C0MSL15DT5.C0MSL15DT5_9 9
|
|
C0MSL15DT5.C0MSL15DT5_8 8
|
|
C0MSL15DT6 0x008011FC CAN0 Message Slot 15 Data 6
|
|
C0MSL15DT6.C0MSL15DT6_7 7
|
|
C0MSL15DT6.C0MSL15DT6_6 6
|
|
C0MSL15DT6.C0MSL15DT6_5 5
|
|
C0MSL15DT6.C0MSL15DT6_4 4
|
|
C0MSL15DT6.C0MSL15DT6_3 3
|
|
C0MSL15DT6.C0MSL15DT6_2 2
|
|
C0MSL15DT6.C0MSL15DT6_1 1
|
|
C0MSL15DT6.C0MSL15DT6_0 0
|
|
C0MSL15DT7 0x008011FD CAN0 Message Slot 15 Data 7
|
|
C0MSL15DT7.C0MSL15DT7_15 15
|
|
C0MSL15DT7.C0MSL15DT7_14 14
|
|
C0MSL15DT7.C0MSL15DT7_13 13
|
|
C0MSL15DT7.C0MSL15DT7_12 12
|
|
C0MSL15DT7.C0MSL15DT7_11 11
|
|
C0MSL15DT7.C0MSL15DT7_10 10
|
|
C0MSL15DT7.C0MSL15DT7_9 9
|
|
C0MSL15DT7.C0MSL15DT7_8 8
|
|
C0MSL15TSP 0x008011FE CAN0 Message Slot 15 Time Stamp
|
|
C0MSL15TSP.C0MSL15TSP_15 15
|
|
C0MSL15TSP.C0MSL15TSP_14 14
|
|
C0MSL15TSP.C0MSL15TSP_13 13
|
|
C0MSL15TSP.C0MSL15TSP_12 12
|
|
C0MSL15TSP.C0MSL15TSP_11 11
|
|
C0MSL15TSP.C0MSL15TSP_10 10
|
|
C0MSL15TSP.C0MSL15TSP_9 9
|
|
C0MSL15TSP.C0MSL15TSP_8 8
|
|
C0MSL15TSP.C0MSL15TSP_7 7
|
|
C0MSL15TSP.C0MSL15TSP_6 6
|
|
C0MSL15TSP.C0MSL15TSP_5 5
|
|
C0MSL15TSP.C0MSL15TSP_4 4
|
|
C0MSL15TSP.C0MSL15TSP_3 3
|
|
C0MSL15TSP.C0MSL15TSP_2 2
|
|
C0MSL15TSP.C0MSL15TSP_1 1
|
|
C0MSL15TSP.C0MSL15TSP_0 0
|
|
|
|
|
|
.M32170F6VFP_WG
|
|
; e32170um.pdf
|
|
|
|
; MEMORY MAP
|
|
area DATA ROM_ 0x00000000:0x000C0000 Internal ROM area (768 Kbytes)
|
|
area BSS RESERVED 0x000C0000:0x00100000 Reserved area (256 Kbytes)
|
|
area DATA CS0_ 0x00100000:0x00200000 CS0 area
|
|
area DATA CS1_ 0x00200000:0x00400000 CS1 area
|
|
area DATA Ghost_1 0x00400000:0x00800000 Ghost area in 4 Mbytes
|
|
area DATA FSR_1 0x00800000:0x00800008
|
|
area BSS RESERVED 0x00800008:0x00800060
|
|
area DATA FSR_2 0x00800060:0x00800180
|
|
area BSS RESERVED 0x00800180:0x00800201
|
|
area DATA FSR_3 0x00800201:0x00800479
|
|
area BSS RESERVED 0x00800479:0x00800700
|
|
area DATA FSR_4 0x00800700:0x008007F4
|
|
area BSS RESERVED 0x008007F4:0x00800A00
|
|
area DATA FSR_5 0x00800A00:0x00800A28
|
|
area BSS RESERVED 0x00800A28:0x00800A80
|
|
area DATA FSR_6 0x00800A80:0x00800AB0
|
|
area BSS RESERVED 0x00800AB0:0x00800AD0
|
|
area DATA FSR_7 0x00800AD0:0x00800AF0
|
|
area BSS RESERVED 0x00800AF0:0x00800B8C
|
|
area DATA FSR_8 0x00800B8C:0x00800BE0
|
|
area BSS RESERVED 0x00800BE0:0x00800C8C
|
|
area DATA FSR_9 0x00800C8C:0x00800CE0
|
|
area BSS RESERVED 0x00800CE0:0x00800FE0
|
|
area DATA FSR_10 0x00800FE0:0x00801060
|
|
area BSS RESERVED 0x00801060:0x00801100
|
|
area DATA FSR_11 0x00801100:0x00801200
|
|
area BSS RESERVED 0x00801200:0x00804000
|
|
area DATA RAM_ 0x00804000:0x0080E000 Internal RAM area (72 Kbytes)
|
|
area BSS RESERVED 0x0080E000:0x00820000
|
|
area DATA Ghost_2 0x00820000:0x01000000 Ghost area in units of 128 Kbytes
|
|
|
|
|
|
; Interrupt and reset vector assignments
|
|
interrupt MJT_I_4 0x00000094 MJT Input Interrupt 4
|
|
interrupt MJT_I_3 0x00000098 MJT Input Interrupt 3
|
|
interrupt MJT_I_2 0x0000009C MJT Input Interrupt 2
|
|
interrupt MJT_I_1 0x000000A0 MJT Input Interrupt 1
|
|
interrupt MJT_I_0 0x000000A4 MJT Input Interrupt 0
|
|
interrupt MJT_O_7 0x000000A8 MJT Output Interrupt 7
|
|
interrupt MJT_O_6 0x000000AC MJT Output Interrupt 6
|
|
interrupt MJT_O_5 0x000000B0 MJT Output Interrupt 5
|
|
interrupt MJT_O_4 0x000000B4 MJT Output Interrupt 4
|
|
interrupt MJT_O_3 0x000000B8 MJT Output Interrupt 3
|
|
interrupt MJT_O_2 0x000000BC MJT Output Interrupt 2
|
|
interrupt MJT_O_1 0x000000C0 MJT Output Interrupt 1
|
|
interrupt MJT_O_0 0x000000C4 MJT Output Interrupt 0
|
|
interrupt DMA0_4 0x000000C8 DMA0-4 Interrupt
|
|
interrupt SIO1_R 0x000000CC SIO1 Receive Interruptt
|
|
interrupt SIO1_T 0x000000D0 SIO1 Transmit Interruptt
|
|
interrupt SIO0_R 0x000000D4 SIO0 Receive Interruptt
|
|
interrupt SIO0_T 0x000000D8 SIO0 Transmit Interruptt
|
|
interrupt A_D0_C 0x000000DC A-D0 Converter Interruptt
|
|
interrupt TID0_O 0x000000E0 TID0 Output Interruptt
|
|
interrupt TOD0_O 0x000000E4 TOD0 Output Interruptt
|
|
interrupt DMA5_9 0x000000E8 DMA5-9 Interruptt
|
|
interrupt SIO2_3_T_R 0x000000EC SIO2,3 Transmit/Receive Interrupt
|
|
interrupt RTD_I 0x000000F0 RTD Interruptt
|
|
interrupt TID1_O 0x000000F4 TID1 Output Interrupt
|
|
interrupt TOD1_TOM0_O 0x000000F8 TOD1+TOM0 Output Interrupt
|
|
interrupt SIO4_5_T_R 0x000000FC SIO4,5 Transmit/Receive Interrupt
|
|
interrupt A_D1_C 0x00000100 A-D1 Converter Interrupt
|
|
interrupt TID2_O 0x00000104 TID2 Output Interrupt
|
|
interrupt TML1_I 0x00000108 TML1 Input Interrupt
|
|
interrupt CAN0_T_R_E 0x0000010C CAN0 Transmit/Receive & Error Interrupt
|
|
|
|
|
|
; INPUT/ OUTPUT PORTS
|
|
IVECT 0x00800000 Interrupt Vector Register
|
|
RESERVED00800002 0x00800002 RESERVED
|
|
RESERVED00800003 0x00800003 RESERVED
|
|
IMASK 0x00800004 Interrupt Mask Register
|
|
IMASK.IMASK7 7 Interrupt mask
|
|
IMASK.IMASK6 6 Interrupt mask
|
|
IMASK.IMASK5 5 Interrupt mask
|
|
RESERVED00800005 0x00800005 RESERVED
|
|
SBICR 0x00800006 SBI Control Register
|
|
SBICR.SBIREQ 7 SBI request
|
|
RESERVED00800007 0x00800007 RESERVED
|
|
ICAN0CR 0x00800060 CAN0 Transmit/Receive & Error Interrupt Control Register
|
|
ICAN0CR.ILEVEL_15 15 Interrupt priority level
|
|
ICAN0CR.ILEVEL_14 14 Interrupt priority level
|
|
ICAN0CR.ILEVEL_13 13 Interrupt priority level
|
|
ICAN0CR.IREQ 11 Interrupt request
|
|
ITML1CR 0x00800061 TML1 Input Interrupt Control Register
|
|
ITML1CR.ILEVEL_7 7 Interrupt priority level
|
|
ITML1CR.ILEVEL_6 6 Interrupt priority level
|
|
ITML1CR.ILEVEL_5 5 Interrupt priority level
|
|
ITML1CR.IREQ 3 Interrupt request
|
|
ITID2CR 0x00800062 TID2 Output Interrupt Control Register
|
|
ITID2CR.ILEVEL_15 15 Interrupt priority level
|
|
ITID2CR.ILEVEL_14 14 Interrupt priority level
|
|
ITID2CR.ILEVEL_13 13 Interrupt priority level
|
|
ITID2CR.IREQ 11 Interrupt request
|
|
IAD1CCR 0x00800063 A-D1 Conversion Interrupt Control Register
|
|
IAD1CCR.ILEVEL_7 7 Interrupt priority level
|
|
IAD1CCR.ILEVEL_6 6 Interrupt priority level
|
|
IAD1CCR.ILEVEL_5 5 Interrupt priority level
|
|
IAD1CCR.IREQ 3 Interrupt request
|
|
ISIO45CR 0x00800064 SIO4,5 Transmit/Receive Interrupt Control Register
|
|
ISIO45CR.ILEVEL_15 15 Interrupt priority level
|
|
ISIO45CR.ILEVEL_14 14 Interrupt priority level
|
|
ISIO45CR.ILEVEL_13 13 Interrupt priority level
|
|
ISIO45CR.IREQ 11 Interrupt request
|
|
ITOM0CR 0x00800065 TOD1-TOM0 Output Interrupt Control Register
|
|
ITOM0CR.ILEVEL_7 7 Interrupt priority level
|
|
ITOM0CR.ILEVEL_6 6 Interrupt priority level
|
|
ITOM0CR.ILEVEL_5 5 Interrupt priority level
|
|
ITOM0CR.IREQ 3 Interrupt request
|
|
ITID1CR 0x00800066 TID1 Output Interrupt Control Register
|
|
ITID1CR.ILEVEL_15 15 Interrupt priority level
|
|
ITID1CR.ILEVEL_14 14 Interrupt priority level
|
|
ITID1CR.ILEVEL_13 13 Interrupt priority level
|
|
ITID1CR.IREQ 11 Interrupt request
|
|
IRTDCR 0x00800067 RTD Interrupt Control Register
|
|
IRTDCR.ILEVEL_7 7 Interrupt priority level
|
|
IRTDCR.ILEVEL_6 6 Interrupt priority level
|
|
IRTDCR.ILEVEL_5 5 Interrupt priority level
|
|
IRTDCR.IREQ 3 Interrupt request
|
|
ISO23CR 0x00800068 SIO2,3 Transmit/Receive Interrupt Control Register
|
|
ISO23CR.ILEVEL_15 15 Interrupt priority level
|
|
ISO23CR.ILEVEL_14 14 Interrupt priority level
|
|
ISO23CR.ILEVEL_13 13 Interrupt priority level
|
|
ISO23CR.IREQ 11 Interrupt request
|
|
IDMA59CR 0x00800069 DMA5-9 Interrupt Control Register
|
|
IDMA59CR.ILEVEL_7 7 Interrupt priority level
|
|
IDMA59CR.ILEVEL_6 6 Interrupt priority level
|
|
IDMA59CR.ILEVEL_5 5 Interrupt priority level
|
|
IDMA59CR.IREQ 3 Interrupt request
|
|
ITOD0CR 0x0080006A TOD0 Output Interrupt Control Register
|
|
ITOD0CR.ILEVEL_15 15 Interrupt priority level
|
|
ITOD0CR.ILEVEL_14 14 Interrupt priority level
|
|
ITOD0CR.ILEVEL_13 13 Interrupt priority level
|
|
ITOD0CR.IREQ 11 Interrupt request
|
|
ITID0CR 0x0080006B TID0 Output Interrupt Control Register
|
|
ITID0CR.ILEVEL_7 7 Interrupt priority level
|
|
ITID0CR.ILEVEL_6 6 Interrupt priority level
|
|
ITID0CR.ILEVEL_5 5 Interrupt priority level
|
|
ITID0CR.IREQ 3 Interrupt request
|
|
IAD0CCR 0x0080006C A-D0 Conversion Interrupt Control Register
|
|
IAD0CCR.ILEVEL_15 15 Interrupt priority level
|
|
IAD0CCR.ILEVEL_14 14 Interrupt priority level
|
|
IAD0CCR.ILEVEL_13 13 Interrupt priority level
|
|
IAD0CCR.IREQ 11 Interrupt request
|
|
ISIO0TXCR 0x0080006D SIO0 Transmit Interrupt Control Register
|
|
ISIO0TXCR.ILEVEL_7 7 Interrupt priority level
|
|
ISIO0TXCR.ILEVEL_6 6 Interrupt priority level
|
|
ISIO0TXCR.ILEVEL_5 5 Interrupt priority level
|
|
ISIO0TXCR.IREQ 3 Interrupt request
|
|
ISIO0RXCR 0x0080006E SIO0 Receive Interrupt Control Register
|
|
ISIO0RXCR.ILEVEL_15 15 Interrupt priority level
|
|
ISIO0RXCR.ILEVEL_14 14 Interrupt priority level
|
|
ISIO0RXCR.ILEVEL_13 13 Interrupt priority level
|
|
ISIO0RXCR.IREQ 11 Interrupt request
|
|
ISIO1TXCR 0x0080006F SIO1 Transmit Interrupt Control Register
|
|
ISIO1TXCR.ILEVEL_7 7 Interrupt priority level
|
|
ISIO1TXCR.ILEVEL_6 6 Interrupt priority level
|
|
ISIO1TXCR.ILEVEL_5 5 Interrupt priority level
|
|
ISIO1TXCR.IREQ 3 Interrupt request
|
|
ISIO1RXCR 0x00800070 SIO1 Receive Interrupt Control Register
|
|
ISIO1RXCR.ILEVEL_15 15 Interrupt priority level
|
|
ISIO1RXCR.ILEVEL_14 14 Interrupt priority level
|
|
ISIO1RXCR.ILEVEL_13 13 Interrupt priority level
|
|
ISIO1RXCR.IREQ 11 Interrupt request
|
|
IDMA04CR 0x00800071 DMA0-4 Interrupt Control Register
|
|
IDMA04CR.ILEVEL_7 7 Interrupt priority level
|
|
IDMA04CR.ILEVEL_6 6 Interrupt priority level
|
|
IDMA04CR.ILEVEL_5 5 Interrupt priority level
|
|
IDMA04CR.IREQ 3 Interrupt request
|
|
IMJTOCR0 0x00800072 MJT Output Interrupt Control Register 0
|
|
IMJTOCR0.ILEVEL_15 15 Interrupt priority level
|
|
IMJTOCR0.ILEVEL_14 14 Interrupt priority level
|
|
IMJTOCR0.ILEVEL_13 13 Interrupt priority level
|
|
IMJTOCR0.IREQ 11 Interrupt request
|
|
IMJTOCR1 0x00800073 MJT Output Interrupt Control Register 1
|
|
IMJTOCR1.ILEVEL_7 7 Interrupt priority level
|
|
IMJTOCR1.ILEVEL_6 6 Interrupt priority level
|
|
IMJTOCR1.ILEVEL_5 5 Interrupt priority level
|
|
IMJTOCR1.IREQ 3 Interrupt request
|
|
IMJTOCR2 0x00800074 MJT Output Interrupt Control Register 2
|
|
IMJTOCR2.ILEVEL_15 15 Interrupt priority level
|
|
IMJTOCR2.ILEVEL_14 14 Interrupt priority level
|
|
IMJTOCR2.ILEVEL_13 13 Interrupt priority level
|
|
IMJTOCR2.IREQ 11 Interrupt request
|
|
IMJTOCR3 0x00800075 MJT Output Interrupt Control Register 3
|
|
IMJTOCR3.ILEVEL_7 7 Interrupt priority level
|
|
IMJTOCR3.ILEVEL_6 6 Interrupt priority level
|
|
IMJTOCR3.ILEVEL_5 5 Interrupt priority level
|
|
IMJTOCR3.IREQ 3 Interrupt request
|
|
IMJTOCR4 0x00800076 MJT Output Interrupt Control Register 4
|
|
IMJTOCR4.ILEVEL_15 15 Interrupt priority level
|
|
IMJTOCR4.ILEVEL_14 14 Interrupt priority level
|
|
IMJTOCR4.ILEVEL_13 13 Interrupt priority level
|
|
IMJTOCR4.IREQ 11 Interrupt request
|
|
IMJTOCR5 0x00800077 MJT Output Interrupt Control Register 5
|
|
IMJTOCR5.ILEVEL_7 7 Interrupt priority level
|
|
IMJTOCR5.ILEVEL_6 6 Interrupt priority level
|
|
IMJTOCR5.ILEVEL_5 5 Interrupt priority level
|
|
IMJTOCR5.IREQ 3 Interrupt request
|
|
IMJTOCR6 0x00800078 MJT Output Interrupt Control Register 6
|
|
IMJTOCR6.ILEVEL_15 15 Interrupt priority level
|
|
IMJTOCR6.ILEVEL_14 14 Interrupt priority level
|
|
IMJTOCR6.ILEVEL_13 13 Interrupt priority level
|
|
IMJTOCR6.IREQ 11 Interrupt request
|
|
IMJTOCR7 0x00800079 MJT Output Interrupt Control Register 7
|
|
IMJTOCR7.ILEVEL_7 7 Interrupt priority level
|
|
IMJTOCR7.ILEVEL_6 6 Interrupt priority level
|
|
IMJTOCR7.ILEVEL_5 5 Interrupt priority level
|
|
IMJTOCR7.IREQ 3 Interrupt request
|
|
IMJTICR0 0x0080007A MJT Input Interrupt Control Register 0
|
|
IMJTICR0.ILEVEL_15 15 Interrupt priority level
|
|
IMJTICR0.ILEVEL_14 14 Interrupt priority level
|
|
IMJTICR0.ILEVEL_13 13 Interrupt priority level
|
|
IMJTICR0.IREQ 11 Interrupt request
|
|
IMJTICR1 0x0080007B MJT Input Interrupt Control Register 1
|
|
IMJTICR1.ILEVEL_7 7 Interrupt priority level
|
|
IMJTICR1.ILEVEL_6 6 Interrupt priority level
|
|
IMJTICR1.ILEVEL_5 5 Interrupt priority level
|
|
IMJTICR1.IREQ 3 Interrupt request
|
|
IMJTICR2 0x0080007C MJT Input Interrupt Control Register 2
|
|
IMJTICR2.ILEVEL_15 15 Interrupt priority level
|
|
IMJTICR2.ILEVEL_14 14 Interrupt priority level
|
|
IMJTICR2.ILEVEL_13 13 Interrupt priority level
|
|
IMJTICR2.IREQ 11 Interrupt request
|
|
IMJTICR3 0x0080007D MJT Input Interrupt Control Register 3
|
|
IMJTICR3.ILEVEL_7 7 Interrupt priority level
|
|
IMJTICR3.ILEVEL_6 6 Interrupt priority level
|
|
IMJTICR3.ILEVEL_5 5 Interrupt priority level
|
|
IMJTICR3.IREQ 3 Interrupt request
|
|
IMJTICR4 0x0080007E MJT Input Interrupt Control Register 4
|
|
IMJTICR4.ILEVEL_15 15 Interrupt priority level
|
|
IMJTICR4.ILEVEL_14 14 Interrupt priority level
|
|
IMJTICR4.ILEVEL_13 13 Interrupt priority level
|
|
IMJTICR4.IREQ 11 Interrupt request
|
|
RESERVED0080007F 0x0080007F RESERVED
|
|
AD0SIM0 0x00800080 A-D0 Single Mode Register 0
|
|
AD0SIM0.AD0SSTT 7 A-D0 conversion start
|
|
AD0SIM0.AD0SSTP 6 A-D0 conversion stop
|
|
AD0SIM0.AD0SCMP 5 A-D0 conversion/comparate completed
|
|
AD0SIM0.AD0SREQ 4 Interrupt request/DMA transfer request selection
|
|
AD0SIM0.AD0SSEL 3 A-D0 conversion start trigger selection
|
|
AD0SIM0.AD0STRG 2 A-D0 hardware trigger selection
|
|
AD0SIM1 0x00800081 A-D0 Single Mode Register 1
|
|
AD0SIM1.AN0SEL_15 15 Analog input pin selection
|
|
AD0SIM1.AN0SEL_14 14 Analog input pin selection
|
|
AD0SIM1.AN0SEL_13 13 Analog input pin selection
|
|
AD0SIM1.AN0SEL_12 12 Analog input pin selection
|
|
AD0SIM1.AD0SSPD 9 A-D0 conversion rate selection
|
|
AD0SIM1.AD0SMSL 8 A-D0 conversion mode selection
|
|
RESERVED00800082 0x00800082 RESERVED
|
|
RESERVED00800083 0x00800083 RESERVED
|
|
AD0SCM0 0x00800084 A-D0 Scan Mode Register 0
|
|
AD0SCM0.AD0CSTT 7 A-D0 conversion start
|
|
AD0SCM0.AD0CSTP 6 A-D0 conversion stop
|
|
AD0SCM0.AD0CCMP 5 A-D0 conversion completed
|
|
AD0SCM0.AD0CREQ 4 Interrupt request/DMA request selection
|
|
AD0SCM0.AD0CSEL 3 A-D0 conversion start trigger selection
|
|
AD0SCM0.AD0CTRG 2 A-D0 hardware trigger selection
|
|
AD0SCM0.AD0CMSL 1 A-D0 scan mode selection
|
|
AD0SCM1 0x00800085 A-D0 Scan Mode Register 1
|
|
AD0SCM1.AN0SCAN_15 15 A-D0 scan loop selection
|
|
AD0SCM1.AN0SCAN_14 14 A-D0 scan loop selection
|
|
AD0SCM1.AN0SCAN_13 13 A-D0 scan loop selection
|
|
AD0SCM1.AN0SCAN_12 12 A-D0 scan loop selection
|
|
AD0SCM1.AD0CSPD 9 A-D0 conversion rate selection
|
|
RESERVED00800086 0x00800086 RESERVED
|
|
RESERVED00800087 0x00800087 RESERVED
|
|
AD0SAR 0x00800088 A-D0 Successive Approximation Register
|
|
AD0SAR.AD0SAR_15 15 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_14 14 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_13 13 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_12 12 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_11 11 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_10 10 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_9 9 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_8 8 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_7 7 A-D0 successive approximation value/comparison value
|
|
AD0SAR.AD0SAR_6 6 A-D0 successive approximation value/comparison value
|
|
RESERVED0080008A 0x0080008A RESERVED
|
|
RESERVED0080008B 0x0080008B RESERVED
|
|
AD0CMP 0x0080008C A-D0 Comparate Data Register
|
|
AD0CMP.AD0CMP15 15 A-D0 comparate result flag bit 15
|
|
AD0CMP.AD0CMP14 14 A-D0 comparate result flag bit 14
|
|
AD0CMP.AD0CMP13 13 A-D0 comparate result flag bit 13
|
|
AD0CMP.AD0CMP12 12 A-D0 comparate result flag bit 12
|
|
AD0CMP.AD0CMP11 11 A-D0 comparate result flag bit 11
|
|
AD0CMP.AD0CMP10 10 A-D0 comparate result flag bit 10
|
|
AD0CMP.AD0CMP9 9 A-D0 comparate result flag bit 9
|
|
AD0CMP.AD0CMP8 8 A-D0 comparate result flag bit 8
|
|
AD0CMP.AD0CMP7 7 A-D0 comparate result flag bit 7
|
|
AD0CMP.AD0CMP6 6 A-D0 comparate result flag bit 6
|
|
AD0CMP.AD0CMP5 5 A-D0 comparate result flag bit 5
|
|
AD0CMP.AD0CMP4 4 A-D0 comparate result flag bit 4
|
|
AD0CMP.AD0CMP3 3 A-D0 comparate result flag bit 3
|
|
AD0CMP.AD0CMP2 2 A-D0 comparate result flag bit 2
|
|
AD0CMP.AD0CMP1 1 A-D0 comparate result flag bit 1
|
|
AD0CMP.AD0CMP0 0 A-D0 comparate result flag bit 0
|
|
RESERVED0080008E 0x0080008E RESERVED
|
|
RESERVED0080008F 0x0080008F RESERVED
|
|
AD0DT0 0x00800090 10-bit A-D0 Data Register 0
|
|
AD0DT0.AD0DT0_15 15 A-D0 data bit 15
|
|
AD0DT0.AD0DT0_14 14 A-D0 data bit 14
|
|
AD0DT0.AD0DT0_13 13 A-D0 data bit 13
|
|
AD0DT0.AD0DT0_12 12 A-D0 data bit 12
|
|
AD0DT0.AD0DT0_11 11 A-D0 data bit 11
|
|
AD0DT0.AD0DT0_10 10 A-D0 data bit 10
|
|
AD0DT0.AD0DT0_9 9 A-D0 data bit 9
|
|
AD0DT0.AD0DT0_8 8 A-D0 data bit 8
|
|
AD0DT0.AD0DT0_7 7 A-D0 data bit 7
|
|
AD0DT0.AD0DT0_6 6 A-D0 data bit 6
|
|
AD0DT1 0x00800092 10-bit A-D0 Data Register 1
|
|
AD0DT1.AD0DT1_15 15 A-D0 data bit 15
|
|
AD0DT1.AD0DT1_14 14 A-D0 data bit 14
|
|
AD0DT1.AD0DT1_13 13 A-D0 data bit 13
|
|
AD0DT1.AD0DT1_12 12 A-D0 data bit 12
|
|
AD0DT1.AD0DT1_11 11 A-D0 data bit 11
|
|
AD0DT1.AD0DT1_10 10 A-D0 data bit 10
|
|
AD0DT1.AD0DT1_9 9 A-D0 data bit 9
|
|
AD0DT1.AD0DT1_8 8 A-D0 data bit 8
|
|
AD0DT1.AD0DT1_7 7 A-D0 data bit 7
|
|
AD0DT1.AD0DT1_6 6 A-D0 data bit 6
|
|
AD0DT2 0x00800094 10-bit A-D0 Data Register 2
|
|
AD0DT2.AD0DT2_15 15 A-D0 data bit 15
|
|
AD0DT2.AD0DT2_14 14 A-D0 data bit 14
|
|
AD0DT2.AD0DT2_13 13 A-D0 data bit 13
|
|
AD0DT2.AD0DT2_12 12 A-D0 data bit 12
|
|
AD0DT2.AD0DT2_11 11 A-D0 data bit 11
|
|
AD0DT2.AD0DT2_10 10 A-D0 data bit 10
|
|
AD0DT2.AD0DT2_9 9 A-D0 data bit 9
|
|
AD0DT2.AD0DT2_8 8 A-D0 data bit 8
|
|
AD0DT2.AD0DT2_7 7 A-D0 data bit 7
|
|
AD0DT2.AD0DT2_6 6 A-D0 data bit 6
|
|
AD0DT3 0x00800096 10-bit A-D0 Data Register 3
|
|
AD0DT3.AD0DT3_15 15 A-D0 data bit 15
|
|
AD0DT3.AD0DT3_14 14 A-D0 data bit 14
|
|
AD0DT3.AD0DT3_13 13 A-D0 data bit 13
|
|
AD0DT3.AD0DT3_12 12 A-D0 data bit 12
|
|
AD0DT3.AD0DT3_11 11 A-D0 data bit 11
|
|
AD0DT3.AD0DT3_10 10 A-D0 data bit 10
|
|
AD0DT3.AD0DT3_9 9 A-D0 data bit 9
|
|
AD0DT3.AD0DT3_8 8 A-D0 data bit 8
|
|
AD0DT3.AD0DT3_7 7 A-D0 data bit 7
|
|
AD0DT3.AD0DT3_6 6 A-D0 data bit 6
|
|
AD0DT4 0x00800098 10-bit A-D0 Data Register 4
|
|
AD0DT4.AD0DT4_15 15 A-D0 data bit 15
|
|
AD0DT4.AD0DT4_14 14 A-D0 data bit 14
|
|
AD0DT4.AD0DT4_13 13 A-D0 data bit 13
|
|
AD0DT4.AD0DT4_12 12 A-D0 data bit 12
|
|
AD0DT4.AD0DT4_11 11 A-D0 data bit 11
|
|
AD0DT4.AD0DT4_10 10 A-D0 data bit 10
|
|
AD0DT4.AD0DT4_9 9 A-D0 data bit 9
|
|
AD0DT4.AD0DT4_8 8 A-D0 data bit 8
|
|
AD0DT4.AD0DT4_7 7 A-D0 data bit 7
|
|
AD0DT4.AD0DT4_6 6 A-D0 data bit 6
|
|
AD0DT5 0x0080009A 10-bit A-D0 Data Register 5
|
|
AD0DT5.AD0DT5_15 15 A-D0 data bit 15
|
|
AD0DT5.AD0DT5_14 14 A-D0 data bit 14
|
|
AD0DT5.AD0DT5_13 13 A-D0 data bit 13
|
|
AD0DT5.AD0DT5_12 12 A-D0 data bit 12
|
|
AD0DT5.AD0DT5_11 11 A-D0 data bit 11
|
|
AD0DT5.AD0DT5_10 10 A-D0 data bit 10
|
|
AD0DT5.AD0DT5_9 9 A-D0 data bit 9
|
|
AD0DT5.AD0DT5_8 8 A-D0 data bit 8
|
|
AD0DT5.AD0DT5_7 7 A-D0 data bit 7
|
|
AD0DT5.AD0DT5_6 6 A-D0 data bit 6
|
|
AD0DT6 0x0080009C 10-bit A-D0 Data Register 6
|
|
AD0DT6.AD0DT6_15 15 A-D0 data bit 15
|
|
AD0DT6.AD0DT6_14 14 A-D0 data bit 14
|
|
AD0DT6.AD0DT6_13 13 A-D0 data bit 13
|
|
AD0DT6.AD0DT6_12 12 A-D0 data bit 12
|
|
AD0DT6.AD0DT6_11 11 A-D0 data bit 11
|
|
AD0DT6.AD0DT6_10 10 A-D0 data bit 10
|
|
AD0DT6.AD0DT6_9 9 A-D0 data bit 9
|
|
AD0DT6.AD0DT6_8 8 A-D0 data bit 8
|
|
AD0DT6.AD0DT6_7 7 A-D0 data bit 7
|
|
AD0DT6.AD0DT6_6 6 A-D0 data bit 6
|
|
AD0DT7 0x0080009E 10-bit A-D0 Data Register 7
|
|
AD0DT7.AD0DT7_15 15 A-D0 data bit 15
|
|
AD0DT7.AD0DT7_14 14 A-D0 data bit 14
|
|
AD0DT7.AD0DT7_13 13 A-D0 data bit 13
|
|
AD0DT7.AD0DT7_12 12 A-D0 data bit 12
|
|
AD0DT7.AD0DT7_11 11 A-D0 data bit 11
|
|
AD0DT7.AD0DT7_10 10 A-D0 data bit 10
|
|
AD0DT7.AD0DT7_9 9 A-D0 data bit 9
|
|
AD0DT7.AD0DT7_8 8 A-D0 data bit 8
|
|
AD0DT7.AD0DT7_7 7 A-D0 data bit 7
|
|
AD0DT7.AD0DT7_6 6 A-D0 data bit 6
|
|
AD0DT8 0x008000A0 10-bit A-D0 Data Register 8
|
|
AD0DT8.AD0DT8_15 15 A-D0 data bit 15
|
|
AD0DT8.AD0DT8_14 14 A-D0 data bit 14
|
|
AD0DT8.AD0DT8_13 13 A-D0 data bit 13
|
|
AD0DT8.AD0DT8_12 12 A-D0 data bit 12
|
|
AD0DT8.AD0DT8_11 11 A-D0 data bit 11
|
|
AD0DT8.AD0DT8_10 10 A-D0 data bit 10
|
|
AD0DT8.AD0DT8_9 9 A-D0 data bit 9
|
|
AD0DT8.AD0DT8_8 8 A-D0 data bit 8
|
|
AD0DT8.AD0DT8_7 7 A-D0 data bit 7
|
|
AD0DT8.AD0DT8_6 6 A-D0 data bit 6
|
|
AD0DT9 0x008000A2 10-bit A-D0 Data Register 9
|
|
AD0DT9.AD0DT9_15 15 A-D0 data bit 15
|
|
AD0DT9.AD0DT9_14 14 A-D0 data bit 14
|
|
AD0DT9.AD0DT9_13 13 A-D0 data bit 13
|
|
AD0DT9.AD0DT9_12 12 A-D0 data bit 12
|
|
AD0DT9.AD0DT9_11 11 A-D0 data bit 11
|
|
AD0DT9.AD0DT9_10 10 A-D0 data bit 10
|
|
AD0DT9.AD0DT9_9 9 A-D0 data bit 9
|
|
AD0DT9.AD0DT9_8 8 A-D0 data bit 8
|
|
AD0DT9.AD0DT9_7 7 A-D0 data bit 7
|
|
AD0DT9.AD0DT9_6 6 A-D0 data bit 6
|
|
AD0DT10 0x008000A4 10-bit A-D0 Data Register 10
|
|
AD0DT10.AD0DT10_15 15 A-D0 data bit 15
|
|
AD0DT10.AD0DT10_14 14 A-D0 data bit 14
|
|
AD0DT10.AD0DT10_13 13 A-D0 data bit 13
|
|
AD0DT10.AD0DT10_12 12 A-D0 data bit 12
|
|
AD0DT10.AD0DT10_11 11 A-D0 data bit 11
|
|
AD0DT10.AD0DT10_10 10 A-D0 data bit 10
|
|
AD0DT10.AD0DT10_9 9 A-D0 data bit 9
|
|
AD0DT10.AD0DT10_8 8 A-D0 data bit 8
|
|
AD0DT10.AD0DT10_7 7 A-D0 data bit 7
|
|
AD0DT10.AD0DT10_6 6 A-D0 data bit 6
|
|
AD0DT11 0x008000A6 10-bit A-D0 Data Register 11
|
|
AD0DT11.AD0DT11_15 15 A-D0 data bit 15
|
|
AD0DT11.AD0DT11_14 14 A-D0 data bit 14
|
|
AD0DT11.AD0DT11_13 13 A-D0 data bit 13
|
|
AD0DT11.AD0DT11_12 12 A-D0 data bit 12
|
|
AD0DT11.AD0DT11_11 11 A-D0 data bit 11
|
|
AD0DT11.AD0DT11_10 10 A-D0 data bit 10
|
|
AD0DT11.AD0DT11_9 9 A-D0 data bit 9
|
|
AD0DT11.AD0DT11_8 8 A-D0 data bit 8
|
|
AD0DT11.AD0DT11_7 7 A-D0 data bit 7
|
|
AD0DT11.AD0DT11_6 6 A-D0 data bit 6
|
|
AD0DT12 0x008000A8 10-bit A-D0 Data Register 12
|
|
AD0DT12.AD0DT12_15 15 A-D0 data bit 15
|
|
AD0DT12.AD0DT12_14 14 A-D0 data bit 14
|
|
AD0DT12.AD0DT12_13 13 A-D0 data bit 13
|
|
AD0DT12.AD0DT12_12 12 A-D0 data bit 12
|
|
AD0DT12.AD0DT12_11 11 A-D0 data bit 11
|
|
AD0DT12.AD0DT12_10 10 A-D0 data bit 10
|
|
AD0DT12.AD0DT12_9 9 A-D0 data bit 9
|
|
AD0DT12.AD0DT12_8 8 A-D0 data bit 8
|
|
AD0DT12.AD0DT12_7 7 A-D0 data bit 7
|
|
AD0DT12.AD0DT12_6 6 A-D0 data bit 6
|
|
AD0DT13 0x008000AA 10-bit A-D0 Data Register 13
|
|
AD0DT13.AD0DT13_15 15 A-D0 data bit 15
|
|
AD0DT13.AD0DT13_14 14 A-D0 data bit 14
|
|
AD0DT13.AD0DT13_13 13 A-D0 data bit 13
|
|
AD0DT13.AD0DT13_12 12 A-D0 data bit 12
|
|
AD0DT13.AD0DT13_11 11 A-D0 data bit 11
|
|
AD0DT13.AD0DT13_10 10 A-D0 data bit 10
|
|
AD0DT13.AD0DT13_9 9 A-D0 data bit 9
|
|
AD0DT13.AD0DT13_8 8 A-D0 data bit 8
|
|
AD0DT13.AD0DT13_7 7 A-D0 data bit 7
|
|
AD0DT13.AD0DT13_6 6 A-D0 data bit 6
|
|
AD0DT14 0x008000AC 10-bit A-D0 Data Register 14
|
|
AD0DT14.AD0DT14_15 15 A-D0 data bit 15
|
|
AD0DT14.AD0DT14_14 14 A-D0 data bit 14
|
|
AD0DT14.AD0DT14_13 13 A-D0 data bit 13
|
|
AD0DT14.AD0DT14_12 12 A-D0 data bit 12
|
|
AD0DT14.AD0DT14_11 11 A-D0 data bit 11
|
|
AD0DT14.AD0DT14_10 10 A-D0 data bit 10
|
|
AD0DT14.AD0DT14_9 9 A-D0 data bit 9
|
|
AD0DT14.AD0DT14_8 8 A-D0 data bit 8
|
|
AD0DT14.AD0DT14_7 7 A-D0 data bit 7
|
|
AD0DT14.AD0DT14_6 6 A-D0 data bit 6
|
|
AD0DT15 0x008000AE 10-bit A-D0 Data Register 15
|
|
AD0DT15.AD0DT15_15 15 A-D0 data bit 15
|
|
AD0DT15.AD0DT15_14 14 A-D0 data bit 14
|
|
AD0DT15.AD0DT15_13 13 A-D0 data bit 13
|
|
AD0DT15.AD0DT15_12 12 A-D0 data bit 12
|
|
AD0DT15.AD0DT15_11 11 A-D0 data bit 11
|
|
AD0DT15.AD0DT15_10 10 A-D0 data bit 10
|
|
AD0DT15.AD0DT15_9 9 A-D0 data bit 9
|
|
AD0DT15.AD0DT15_8 8 A-D0 data bit 8
|
|
AD0DT15.AD0DT15_7 7 A-D0 data bit 7
|
|
AD0DT15.AD0DT15_6 6 A-D0 data bit 6
|
|
RESERVED008000B0 0x008000B0 RESERVED
|
|
RESERVED008000B1 0x008000B1 RESERVED
|
|
RESERVED008000B2 0x008000B2 RESERVED
|
|
RESERVED008000B3 0x008000B3 RESERVED
|
|
RESERVED008000B4 0x008000B4 RESERVED
|
|
RESERVED008000B5 0x008000B5 RESERVED
|
|
RESERVED008000B6 0x008000B6 RESERVED
|
|
RESERVED008000B7 0x008000B7 RESERVED
|
|
RESERVED008000B8 0x008000B8 RESERVED
|
|
RESERVED008000B9 0x008000B9 RESERVED
|
|
RESERVED008000BA 0x008000BA RESERVED
|
|
RESERVED008000BB 0x008000BB RESERVED
|
|
RESERVED008000BC 0x008000BC RESERVED
|
|
RESERVED008000BD 0x008000BD RESERVED
|
|
RESERVED008000BE 0x008000BE RESERVED
|
|
RESERVED008000BF 0x008000BF RESERVED
|
|
RESERVED008000C0 0x008000C0 RESERVED
|
|
RESERVED008000C1 0x008000C1 RESERVED
|
|
RESERVED008000C2 0x008000C2 RESERVED
|
|
RESERVED008000C3 0x008000C3 RESERVED
|
|
RESERVED008000C4 0x008000C4 RESERVED
|
|
RESERVED008000C5 0x008000C5 RESERVED
|
|
RESERVED008000C6 0x008000C6 RESERVED
|
|
RESERVED008000C7 0x008000C7 RESERVED
|
|
RESERVED008000C8 0x008000C8 RESERVED
|
|
RESERVED008000C9 0x008000C9 RESERVED
|
|
RESERVED008000CA 0x008000CA RESERVED
|
|
RESERVED008000CB 0x008000CB RESERVED
|
|
RESERVED008000CC 0x008000CC RESERVED
|
|
RESERVED008000CD 0x008000CD RESERVED
|
|
RESERVED008000CE 0x008000CE RESERVED
|
|
RESERVED008000CF 0x008000CF RESERVED
|
|
RESERVED008000D0 0x008000D0 RESERVED
|
|
AD08DT0 0x008000D1 8-bit A-D0 Data Register 0
|
|
AD08DT0.AD08DT0_15 15 8-bit A-D0 data bit 15
|
|
AD08DT0.AD08DT0_14 14 8-bit A-D0 data bit 14
|
|
AD08DT0.AD08DT0_13 13 8-bit A-D0 data bit 13
|
|
AD08DT0.AD08DT0_12 12 8-bit A-D0 data bit 12
|
|
AD08DT0.AD08DT0_11 11 8-bit A-D0 data bit 11
|
|
AD08DT0.AD08DT0_10 10 8-bit A-D0 data bit 10
|
|
AD08DT0.AD08DT0_9 9 8-bit A-D0 data bit 9
|
|
AD08DT0.AD08DT0_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000D2 0x008000D2 RESERVED
|
|
AD08DT1 0x008000D3 8-bit A-D0 Data Register 1
|
|
AD08DT1.AD08DT1_15 15 8-bit A-D0 data bit 15
|
|
AD08DT1.AD08DT1_14 14 8-bit A-D0 data bit 14
|
|
AD08DT1.AD08DT1_13 13 8-bit A-D0 data bit 13
|
|
AD08DT1.AD08DT1_12 12 8-bit A-D0 data bit 12
|
|
AD08DT1.AD08DT1_11 11 8-bit A-D0 data bit 11
|
|
AD08DT1.AD08DT1_10 10 8-bit A-D0 data bit 10
|
|
AD08DT1.AD08DT1_9 9 8-bit A-D0 data bit 9
|
|
AD08DT1.AD08DT1_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000D4 0x008000D4 RESERVED
|
|
AD08DT2 0x008000D5 8-bit A-D0 Data Register 2
|
|
AD08DT2.AD08DT2_15 15 8-bit A-D0 data bit 15
|
|
AD08DT2.AD08DT2_14 14 8-bit A-D0 data bit 14
|
|
AD08DT2.AD08DT2_13 13 8-bit A-D0 data bit 13
|
|
AD08DT2.AD08DT2_12 12 8-bit A-D0 data bit 12
|
|
AD08DT2.AD08DT2_11 11 8-bit A-D0 data bit 11
|
|
AD08DT2.AD08DT2_10 10 8-bit A-D0 data bit 10
|
|
AD08DT2.AD08DT2_9 9 8-bit A-D0 data bit 9
|
|
AD08DT2.AD08DT2_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000D6 0x008000D6 RESERVED
|
|
AD08DT3 0x008000D7 8-bit A-D0 Data Register 3
|
|
AD08DT3.AD08DT3_15 15 8-bit A-D0 data bit 15
|
|
AD08DT3.AD08DT3_14 14 8-bit A-D0 data bit 14
|
|
AD08DT3.AD08DT3_13 13 8-bit A-D0 data bit 13
|
|
AD08DT3.AD08DT3_12 12 8-bit A-D0 data bit 12
|
|
AD08DT3.AD08DT3_11 11 8-bit A-D0 data bit 11
|
|
AD08DT3.AD08DT3_10 10 8-bit A-D0 data bit 10
|
|
AD08DT3.AD08DT3_9 9 8-bit A-D0 data bit 9
|
|
AD08DT3.AD08DT3_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000D8 0x008000D8 RESERVED
|
|
AD08DT4 0x008000D9 8-bit A-D0 Data Register 4
|
|
AD08DT4.AD08DT4_15 15 8-bit A-D0 data bit 15
|
|
AD08DT4.AD08DT4_14 14 8-bit A-D0 data bit 14
|
|
AD08DT4.AD08DT4_13 13 8-bit A-D0 data bit 13
|
|
AD08DT4.AD08DT4_12 12 8-bit A-D0 data bit 12
|
|
AD08DT4.AD08DT4_11 11 8-bit A-D0 data bit 11
|
|
AD08DT4.AD08DT4_10 10 8-bit A-D0 data bit 10
|
|
AD08DT4.AD08DT4_9 9 8-bit A-D0 data bit 9
|
|
AD08DT4.AD08DT4_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000DA 0x008000DA RESERVED
|
|
AD08DT5 0x008000DB 8-bit A-D0 Data Register 5
|
|
AD08DT5.AD08DT5_15 15 8-bit A-D0 data bit 15
|
|
AD08DT5.AD08DT5_14 14 8-bit A-D0 data bit 14
|
|
AD08DT5.AD08DT5_13 13 8-bit A-D0 data bit 13
|
|
AD08DT5.AD08DT5_12 12 8-bit A-D0 data bit 12
|
|
AD08DT5.AD08DT5_11 11 8-bit A-D0 data bit 11
|
|
AD08DT5.AD08DT5_10 10 8-bit A-D0 data bit 10
|
|
AD08DT5.AD08DT5_9 9 8-bit A-D0 data bit 9
|
|
AD08DT5.AD08DT5_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000DC 0x008000DC RESERVED
|
|
AD08DT6 0x008000DD 8-bit A-D0 Data Register 6
|
|
AD08DT6.AD08DT6_15 15 8-bit A-D0 data bit 15
|
|
AD08DT6.AD08DT6_14 14 8-bit A-D0 data bit 14
|
|
AD08DT6.AD08DT6_13 13 8-bit A-D0 data bit 13
|
|
AD08DT6.AD08DT6_12 12 8-bit A-D0 data bit 12
|
|
AD08DT6.AD08DT6_11 11 8-bit A-D0 data bit 11
|
|
AD08DT6.AD08DT6_10 10 8-bit A-D0 data bit 10
|
|
AD08DT6.AD08DT6_9 9 8-bit A-D0 data bit 9
|
|
AD08DT6.AD08DT6_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000DE 0x008000DE RESERVED
|
|
AD08DT7 0x008000DF 8-bit A-D0 Data Register 7
|
|
AD08DT7.AD08DT7_15 15 8-bit A-D0 data bit 15
|
|
AD08DT7.AD08DT7_14 14 8-bit A-D0 data bit 14
|
|
AD08DT7.AD08DT7_13 13 8-bit A-D0 data bit 13
|
|
AD08DT7.AD08DT7_12 12 8-bit A-D0 data bit 12
|
|
AD08DT7.AD08DT7_11 11 8-bit A-D0 data bit 11
|
|
AD08DT7.AD08DT7_10 10 8-bit A-D0 data bit 10
|
|
AD08DT7.AD08DT7_9 9 8-bit A-D0 data bit 9
|
|
AD08DT7.AD08DT7_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000E0 0x008000E0 RESERVED
|
|
AD08DT8 0x008000E1 8-bit A-D0 Data Register 8
|
|
AD08DT8.AD08DT8_15 15 8-bit A-D0 data bit 15
|
|
AD08DT8.AD08DT8_14 14 8-bit A-D0 data bit 14
|
|
AD08DT8.AD08DT8_13 13 8-bit A-D0 data bit 13
|
|
AD08DT8.AD08DT8_12 12 8-bit A-D0 data bit 12
|
|
AD08DT8.AD08DT8_11 11 8-bit A-D0 data bit 11
|
|
AD08DT8.AD08DT8_10 10 8-bit A-D0 data bit 10
|
|
AD08DT8.AD08DT8_9 9 8-bit A-D0 data bit 9
|
|
AD08DT8.AD08DT8_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000E2 0x008000E2 RESERVED
|
|
AD08DT9 0x008000E3 8-bit A-D0 Data Register 9
|
|
AD08DT9.AD08DT9_15 15 8-bit A-D0 data bit 15
|
|
AD08DT9.AD08DT9_14 14 8-bit A-D0 data bit 14
|
|
AD08DT9.AD08DT9_13 13 8-bit A-D0 data bit 13
|
|
AD08DT9.AD08DT9_12 12 8-bit A-D0 data bit 12
|
|
AD08DT9.AD08DT9_11 11 8-bit A-D0 data bit 11
|
|
AD08DT9.AD08DT9_10 10 8-bit A-D0 data bit 10
|
|
AD08DT9.AD08DT9_9 9 8-bit A-D0 data bit 9
|
|
AD08DT9.AD08DT9_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000E4 0x008000E4 RESERVED
|
|
AD08DT10 0x008000E5 8-bit A-D0 Data Register 10
|
|
AD08DT10.AD08DT10_15 15 8-bit A-D0 data bit 15
|
|
AD08DT10.AD08DT10_14 14 8-bit A-D0 data bit 14
|
|
AD08DT10.AD08DT10_13 13 8-bit A-D0 data bit 13
|
|
AD08DT10.AD08DT10_12 12 8-bit A-D0 data bit 12
|
|
AD08DT10.AD08DT10_11 11 8-bit A-D0 data bit 11
|
|
AD08DT10.AD08DT10_10 10 8-bit A-D0 data bit 10
|
|
AD08DT10.AD08DT10_9 9 8-bit A-D0 data bit 9
|
|
AD08DT10.AD08DT10_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000E6 0x008000E6 RESERVED
|
|
AD08DT11 0x008000E7 8-bit A-D0 Data Register 11
|
|
AD08DT11.AD08DT11_15 15 8-bit A-D0 data bit 15
|
|
AD08DT11.AD08DT11_14 14 8-bit A-D0 data bit 14
|
|
AD08DT11.AD08DT11_13 13 8-bit A-D0 data bit 13
|
|
AD08DT11.AD08DT11_12 12 8-bit A-D0 data bit 12
|
|
AD08DT11.AD08DT11_11 11 8-bit A-D0 data bit 11
|
|
AD08DT11.AD08DT11_10 10 8-bit A-D0 data bit 10
|
|
AD08DT11.AD08DT11_9 9 8-bit A-D0 data bit 9
|
|
AD08DT11.AD08DT11_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000E8 0x008000E8 RESERVED
|
|
AD08DT12 0x008000E9 8-bit A-D0 Data Register 12
|
|
AD08DT12.AD08DT12_15 15 8-bit A-D0 data bit 15
|
|
AD08DT12.AD08DT12_14 14 8-bit A-D0 data bit 14
|
|
AD08DT12.AD08DT12_13 13 8-bit A-D0 data bit 13
|
|
AD08DT12.AD08DT12_12 12 8-bit A-D0 data bit 12
|
|
AD08DT12.AD08DT12_11 11 8-bit A-D0 data bit 11
|
|
AD08DT12.AD08DT12_10 10 8-bit A-D0 data bit 10
|
|
AD08DT12.AD08DT12_9 9 8-bit A-D0 data bit 9
|
|
AD08DT12.AD08DT12_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000EA 0x008000EA RESERVED
|
|
AD08DT13 0x008000EB 8-bit A-D0 Data Register 13
|
|
AD08DT13.AD08DT13_15 15 8-bit A-D0 data bit 15
|
|
AD08DT13.AD08DT13_14 14 8-bit A-D0 data bit 14
|
|
AD08DT13.AD08DT13_13 13 8-bit A-D0 data bit 13
|
|
AD08DT13.AD08DT13_12 12 8-bit A-D0 data bit 12
|
|
AD08DT13.AD08DT13_11 11 8-bit A-D0 data bit 11
|
|
AD08DT13.AD08DT13_10 10 8-bit A-D0 data bit 10
|
|
AD08DT13.AD08DT13_9 9 8-bit A-D0 data bit 9
|
|
AD08DT13.AD08DT13_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000EC 0x008000EC RESERVED
|
|
AD08DT14 0x008000ED 8-bit A-D0 Data Register 14
|
|
AD08DT14.AD08DT14_15 15 8-bit A-D0 data bit 15
|
|
AD08DT14.AD08DT14_14 14 8-bit A-D0 data bit 14
|
|
AD08DT14.AD08DT14_13 13 8-bit A-D0 data bit 13
|
|
AD08DT14.AD08DT14_12 12 8-bit A-D0 data bit 12
|
|
AD08DT14.AD08DT14_11 11 8-bit A-D0 data bit 11
|
|
AD08DT14.AD08DT14_10 10 8-bit A-D0 data bit 10
|
|
AD08DT14.AD08DT14_9 9 8-bit A-D0 data bit 9
|
|
AD08DT14.AD08DT14_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000EE 0x008000EE RESERVED
|
|
AD08DT15 0x008000EF 8-bit A-D0 Data Register 15
|
|
AD08DT15.AD08DT15_15 15 8-bit A-D0 data bit 15
|
|
AD08DT15.AD08DT15_14 14 8-bit A-D0 data bit 14
|
|
AD08DT15.AD08DT15_13 13 8-bit A-D0 data bit 13
|
|
AD08DT15.AD08DT15_12 12 8-bit A-D0 data bit 12
|
|
AD08DT15.AD08DT15_11 11 8-bit A-D0 data bit 11
|
|
AD08DT15.AD08DT15_10 10 8-bit A-D0 data bit 10
|
|
AD08DT15.AD08DT15_9 9 8-bit A-D0 data bit 9
|
|
AD08DT15.AD08DT15_8 8 8-bit A-D0 data bit 8
|
|
RESERVED008000F0 0x008000F0 RESERVED
|
|
RESERVED008000F1 0x008000F1 RESERVED
|
|
RESERVED008000F2 0x008000F2 RESERVED
|
|
RESERVED008000F3 0x008000F3 RESERVED
|
|
RESERVED008000F4 0x008000F4 RESERVED
|
|
RESERVED008000F5 0x008000F5 RESERVED
|
|
RESERVED008000F6 0x008000F6 RESERVED
|
|
RESERVED008000F7 0x008000F7 RESERVED
|
|
RESERVED008000F8 0x008000F8 RESERVED
|
|
RESERVED008000F9 0x008000F9 RESERVED
|
|
RESERVED008000FA 0x008000FA RESERVED
|
|
RESERVED008000FB 0x008000FB RESERVED
|
|
RESERVED008000FC 0x008000FC RESERVED
|
|
RESERVED008000FD 0x008000FD RESERVED
|
|
RESERVED008000FE 0x008000FE RESERVED
|
|
RESERVED008000FF 0x008000FF RESERVED
|
|
SI23STAT 0x00800100 SIO23 Interrupt Status Register
|
|
SI23STAT.IRQR3 7 SIO3 receive interrupt request status bit
|
|
SI23STAT.IRQT3 6 SIO3 transmit-finished interrupt request status bit
|
|
SI23STAT.IRQR2 5 SIO2 receive interrupt request status bit
|
|
SI23STAT.IRQT2 4 SIO2 transmit-finished interrupt request status bit
|
|
SI03MASK 0x00800101 SIO03 Interrupt Mask Register
|
|
SI03MASK.R3MASK 15 SIO3 receive interrupt mask bit
|
|
SI03MASK.T3MASK 14 SIO3 transmit interrupt mask bit
|
|
SI03MASK.R2MASK 13 SIO2 receive interrupt mask bit
|
|
SI03MASK.T2MASK 12 SIO2 transmit interrupt mask bit
|
|
SI03MASK.R1MASK 11 SIO1 receive interrupt mask bit
|
|
SI03MASK.T1MASK 10 SIO1 transmit interrupt mask bit
|
|
SI03MASK.R0MASK 9 SIO0 receive interrupt mask bit
|
|
SI03MASK.T0MASK 8 SIO0 transmit interrupt mask bit
|
|
SI03SEL 0x00800102 SIO03 Receive Interrupt Cause Select Register
|
|
SI03SEL.ISR3 7 SIO3 receive interrupt cause select bit
|
|
SI03SEL.ISR2 6 SIO2 receive interrupt cause select bit
|
|
SI03SEL.ISR1 5 SIO1 receive interrupt cause select bit
|
|
SI03SEL.ISR0 4 SIO0 receive interrupt cause select bit
|
|
RESERVED00800103 0x00800103 RESERVED
|
|
RESERVED00800104 0x00800104 RESERVED
|
|
RESERVED00800105 0x00800105 RESERVED
|
|
RESERVED00800106 0x00800106 RESERVED
|
|
RESERVED00800107 0x00800107 RESERVED
|
|
RESERVED00800108 0x00800108 RESERVED
|
|
RESERVED00800109 0x00800109 RESERVED
|
|
RESERVED0080010A 0x0080010A RESERVED
|
|
RESERVED0080010B 0x0080010B RESERVED
|
|
RESERVED0080010C 0x0080010C RESERVED
|
|
RESERVED0080010D 0x0080010D RESERVED
|
|
RESERVED0080010E 0x0080010E RESERVED
|
|
RESERVED0080010F 0x0080010F RESERVED
|
|
S0TCNT 0x00800110 SIO0 Transmit Control Register
|
|
S0TCNT.TEN 7 Transmit enable bit
|
|
S0TCNT.TBE 6 Transmit buffer empty bit
|
|
S0TCNT.TSTAT 5 Transmit status bit
|
|
S0TCNT.CDIV_3 3 BRG count source select bit
|
|
S0TCNT.CDIV_2 2 BRG count source select bit
|
|
S0MOD 0x00800111 SIO0 Transmit/Receive Mode Register
|
|
S0MOD.SEN 15 Sleep select bit, UART mode only
|
|
S0MOD.PEN 14 Parity enable bit, UART mode only
|
|
S0MOD.PSEL 13 Parity odd/even select bit, UART mode only
|
|
S0MOD.STB 12 Stop bit length select bit, UART mode only
|
|
S0MOD.CKS 11 Internal/external clock select bit
|
|
S0MOD.SMOD_10 10 Serial I/O mode select bit
|
|
S0MOD.SMOD_9 9 Serial I/O mode select bit
|
|
S0MOD.SMOD_8 8 Serial I/O mode select bit
|
|
S0TXB 0x00800112 SIO0 Transmit Buffer Register
|
|
S0TXB.TDATA_15 15 Transmit data bit 15
|
|
S0TXB.TDATA_14 14 Transmit data bit 14
|
|
S0TXB.TDATA_13 13 Transmit data bit 13
|
|
S0TXB.TDATA_12 12 Transmit data bit 12
|
|
S0TXB.TDATA_11 11 Transmit data bit 11
|
|
S0TXB.TDATA_10 10 Transmit data bit 10
|
|
S0TXB.TDATA_9 9 Transmit data bit 9
|
|
S0TXB.TDATA_8 8 Transmit data bit 8
|
|
S0TXB.TDATA_7 7 Transmit data bit 7
|
|
S0RXB 0x00800114 SIO0 Receive Buffer Register
|
|
S0RXB.RDATA_15 15 Receive data bit 15
|
|
S0RXB.RDATA_14 14 Receive data bit 14
|
|
S0RXB.RDATA_13 13 Receive data bit 13
|
|
S0RXB.RDATA_12 12 Receive data bit 12
|
|
S0RXB.RDATA_11 11 Receive data bit 11
|
|
S0RXB.RDATA_10 10 Receive data bit 10
|
|
S0RXB.RDATA_9 9 Receive data bit 9
|
|
S0RXB.RDATA_8 8 Receive data bit 8
|
|
S0RXB.RDATA_7 7 Receive data bit 7
|
|
S0RCNT 0x00800116 SIO0 Receive Control Register
|
|
S0RCNT.ERS 7 Error sum bit
|
|
S0RCNT.FLM 6 Framing error bit, UART mode only
|
|
S0RCNT.PTY 5 Parity error bit, UART mode only
|
|
S0RCNT.OVR 4 Overrun error bit
|
|
S0RCNT.REN 3 Receive enable bit
|
|
S0RCNT.RFIN 2 Receive completed bit
|
|
S0RCNT.RSTAT 1 Receive status bit
|
|
S0BAUR 0x00800117 SIO0 Baud Rate Register
|
|
S0BAUR.BRG_15 15 Baud rate divide value bit 15
|
|
S0BAUR.BRG_14 14 Baud rate divide value bit 14
|
|
S0BAUR.BRG_13 13 Baud rate divide value bit 13
|
|
S0BAUR.BRG_12 12 Baud rate divide value bit 12
|
|
S0BAUR.BRG_11 11 Baud rate divide value bit 11
|
|
S0BAUR.BRG_10 10 Baud rate divide value bit 10
|
|
S0BAUR.BRG_9 9 Baud rate divide value bit 9
|
|
S0BAUR.BRG_8 8 Baud rate divide value bit 8
|
|
RESERVED00800118 0x00800118 RESERVED
|
|
RESERVED00800119 0x00800119 RESERVED
|
|
RESERVED0080011A 0x0080011A RESERVED
|
|
RESERVED0080011B 0x0080011B RESERVED
|
|
RESERVED0080011C 0x0080011C RESERVED
|
|
RESERVED0080011D 0x0080011D RESERVED
|
|
RESERVED0080011E 0x0080011E RESERVED
|
|
RESERVED0080011F 0x0080011F RESERVED
|
|
S1TCNT 0x00800120 SIO1 Transmit Control Register
|
|
S1TCNT.TEN 7 Transmit enable bit
|
|
S1TCNT.TBE 6 Transmit buffer empty bit
|
|
S1TCNT.TSTAT 5 Transmit status bit
|
|
S1TCNT.CDIV_3 3 BRG count source select bit
|
|
S1TCNT.CDIV_2 2 BRG count source select bit
|
|
S1MOD 0x00800121 SIO0 Transmit/Receive Mode Register
|
|
S1MOD.SEN 15 Sleep select bit, UART mode only
|
|
S1MOD.PEN 14 Parity enable bit, UART mode only
|
|
S1MOD.PSEL 13 Parity odd/even select bit, UART mode only
|
|
S1MOD.STB 12 Stop bit length select bit, UART mode only
|
|
S1MOD.CKS 11 Internal/external clock select bit
|
|
S1MOD.SMOD_10 10 Serial I/O mode select bit
|
|
S1MOD.SMOD_9 9 Serial I/O mode select bit
|
|
S1MOD.SMOD_8 8 Serial I/O mode select bit
|
|
S1TXB 0x00800122 SIO1 Transmit Buffer Register
|
|
S1TXB.TDATA_15 15 Transmit data bit 15
|
|
S1TXB.TDATA_14 14 Transmit data bit 14
|
|
S1TXB.TDATA_13 13 Transmit data bit 13
|
|
S1TXB.TDATA_12 12 Transmit data bit 12
|
|
S1TXB.TDATA_11 11 Transmit data bit 11
|
|
S1TXB.TDATA_10 10 Transmit data bit 10
|
|
S1TXB.TDATA_9 9 Transmit data bit 9
|
|
S1TXB.TDATA_8 8 Transmit data bit 8
|
|
S1TXB.TDATA_7 7 Transmit data bit 7
|
|
S1RXB 0x00800124 SIO1 Receive Buffer Register
|
|
S1RXB.RDATA_15 15 Receive data bit 15
|
|
S1RXB.RDATA_14 14 Receive data bit 14
|
|
S1RXB.RDATA_13 13 Receive data bit 13
|
|
S1RXB.RDATA_12 12 Receive data bit 12
|
|
S1RXB.RDATA_11 11 Receive data bit 11
|
|
S1RXB.RDATA_10 10 Receive data bit 10
|
|
S1RXB.RDATA_9 9 Receive data bit 9
|
|
S1RXB.RDATA_8 8 Receive data bit 8
|
|
S1RXB.RDATA_7 7 Receive data bit 7
|
|
S1RCNT 0x00800126 SIO1 Receive Control Register
|
|
S1RCNT.ERS 7 Error sum bit
|
|
S1RCNT.FLM 6 Framing error bit, UART mode only
|
|
S1RCNT.PTY 5 Parity error bit, UART mode only
|
|
S1RCNT.OVR 4 Overrun error bit
|
|
S1RCNT.REN 3 Receive enable bit
|
|
S1RCNT.RFIN 2 Receive completed bit
|
|
S1RCNT.RSTAT 1 Receive status bit
|
|
S1BAUR 0x00800127 SIO1 Baud Rate Register
|
|
S1BAUR.BRG_15 15 Baud rate divide value bit 15
|
|
S1BAUR.BRG_14 14 Baud rate divide value bit 14
|
|
S1BAUR.BRG_13 13 Baud rate divide value bit 13
|
|
S1BAUR.BRG_12 12 Baud rate divide value bit 12
|
|
S1BAUR.BRG_11 11 Baud rate divide value bit 11
|
|
S1BAUR.BRG_10 10 Baud rate divide value bit 10
|
|
S1BAUR.BRG_9 9 Baud rate divide value bit 9
|
|
S1BAUR.BRG_8 8 Baud rate divide value bit 8
|
|
RESERVED00800128 0x00800128 RESERVED
|
|
RESERVED00800129 0x00800129 RESERVED
|
|
RESERVED0080012A 0x0080012A RESERVED
|
|
RESERVED0080012B 0x0080012B RESERVED
|
|
RESERVED0080012C 0x0080012C RESERVED
|
|
RESERVED0080012D 0x0080012D RESERVED
|
|
RESERVED0080012E 0x0080012E RESERVED
|
|
RESERVED0080012F 0x0080012F RESERVED
|
|
S2TCNT 0x00800130 SIO2 Transmit Control Register
|
|
S2TCNT.TEN 7 Transmit enable bit
|
|
S2TCNT.TBE 6 Transmit buffer empty bit
|
|
S2TCNT.TSTAT 5 Transmit status bit
|
|
S2TCNT.CDIV_3 3 BRG count source select bit
|
|
S2TCNT.CDIV_2 2 BRG count source select bit
|
|
S2MOD 0x00800131 SIO2 Transmit/Receive Mode Register
|
|
S2MOD.SEN 15 Sleep select bit, UART mode only
|
|
S2MOD.PEN 14 Parity enable bit, UART mode only
|
|
S2MOD.PSEL 13 Parity odd/even select bit, UART mode only
|
|
S2MOD.STB 12 Stop bit length select bit, UART mode only
|
|
S2MOD.CKS 11 Internal/external clock select bit
|
|
S2MOD.SMOD_10 10 Serial I/O mode select bit
|
|
S2MOD.SMOD_9 9 Serial I/O mode select bit
|
|
S2MOD.SMOD_8 8 Serial I/O mode select bit
|
|
S2TXB 0x00800132 SIO2 Transmit Buffer Register
|
|
S2TXB.TDATA_15 15 Transmit data bit 15
|
|
S2TXB.TDATA_14 14 Transmit data bit 14
|
|
S2TXB.TDATA_13 13 Transmit data bit 13
|
|
S2TXB.TDATA_12 12 Transmit data bit 12
|
|
S2TXB.TDATA_11 11 Transmit data bit 11
|
|
S2TXB.TDATA_10 10 Transmit data bit 10
|
|
S2TXB.TDATA_9 9 Transmit data bit 9
|
|
S2TXB.TDATA_8 8 Transmit data bit 8
|
|
S2TXB.TDATA_7 7 Transmit data bit 7
|
|
S2RXB 0x00800134 SIO2 Receive Buffer Register
|
|
S2RXB.RDATA_15 15 Receive data bit 15
|
|
S2RXB.RDATA_14 14 Receive data bit 14
|
|
S2RXB.RDATA_13 13 Receive data bit 13
|
|
S2RXB.RDATA_12 12 Receive data bit 12
|
|
S2RXB.RDATA_11 11 Receive data bit 11
|
|
S2RXB.RDATA_10 10 Receive data bit 10
|
|
S2RXB.RDATA_9 9 Receive data bit 9
|
|
S2RXB.RDATA_8 8 Receive data bit 8
|
|
S2RXB.RDATA_7 7 Receive data bit 7
|
|
S2RCNT 0x00800136 SIO2 Receive Control Register
|
|
S2RCNT.ERS 7 Error sum bit
|
|
S2RCNT.FLM 6 Framing error bit, UART mode only
|
|
S2RCNT.PTY 5 Parity error bit, UART mode only
|
|
S2RCNT.OVR 4 Overrun error bit
|
|
S2RCNT.REN 3 Receive enable bit
|
|
S2RCNT.RFIN 2 Receive completed bit
|
|
S2RCNT.RSTAT 1 Receive status bit
|
|
S2BAUR 0x00800137 SIO2 Baud Rate Register
|
|
S2BAUR.BRG_15 15 Baud rate divide value bit 15
|
|
S2BAUR.BRG_14 14 Baud rate divide value bit 14
|
|
S2BAUR.BRG_13 13 Baud rate divide value bit 13
|
|
S2BAUR.BRG_12 12 Baud rate divide value bit 12
|
|
S2BAUR.BRG_11 11 Baud rate divide value bit 11
|
|
S2BAUR.BRG_10 10 Baud rate divide value bit 10
|
|
S2BAUR.BRG_9 9 Baud rate divide value bit 9
|
|
S2BAUR.BRG_8 8 Baud rate divide value bit 8
|
|
RESERVED00800138 0x00800138 RESERVED
|
|
RESERVED00800139 0x00800139 RESERVED
|
|
RESERVED0080013A 0x0080013A RESERVED
|
|
RESERVED0080013B 0x0080013B RESERVED
|
|
RESERVED0080013C 0x0080013C RESERVED
|
|
RESERVED0080013D 0x0080013D RESERVED
|
|
RESERVED0080013E 0x0080013E RESERVED
|
|
RESERVED0080013F 0x0080013F RESERVED
|
|
S3TCNT 0x00800140 SIO3 Transmit Control Register
|
|
S3TCNT.TEN 7 Transmit enable bit
|
|
S3TCNT.TBE 6 Transmit buffer empty bit
|
|
S3TCNT.TSTAT 5 Transmit status bit
|
|
S3TCNT.CDIV_3 3 BRG count source select bit
|
|
S3TCNT.CDIV_2 2 BRG count source select bit
|
|
S3MOD 0x00800141 SIO3 Transmit/Receive Mode Register
|
|
S3MOD.SEN 15 Sleep select bit, UART mode only
|
|
S3MOD.PEN 14 Parity enable bit, UART mode only
|
|
S3MOD.PSEL 13 Parity odd/even select bit, UART mode only
|
|
S3MOD.STB 12 Stop bit length select bit, UART mode only
|
|
S3MOD.CKS 11 Internal/external clock select bit
|
|
S3MOD.SMOD_10 10 Serial I/O mode select bit
|
|
S3MOD.SMOD_9 9 Serial I/O mode select bit
|
|
S3MOD.SMOD_8 8 Serial I/O mode select bit
|
|
S3TXB 0x00800142 SIO3 Transmit Buffer Register
|
|
S3TXB.TDATA_15 15 Transmit data bit 15
|
|
S3TXB.TDATA_14 14 Transmit data bit 14
|
|
S3TXB.TDATA_13 13 Transmit data bit 13
|
|
S3TXB.TDATA_12 12 Transmit data bit 12
|
|
S3TXB.TDATA_11 11 Transmit data bit 11
|
|
S3TXB.TDATA_10 10 Transmit data bit 10
|
|
S3TXB.TDATA_9 9 Transmit data bit 9
|
|
S3TXB.TDATA_8 8 Transmit data bit 8
|
|
S3TXB.TDATA_7 7 Transmit data bit 7
|
|
S3RXB 0x00800144 SIO3 Receive Buffer Register
|
|
S3RXB.RDATA_15 15 Receive data bit 15
|
|
S3RXB.RDATA_14 14 Receive data bit 14
|
|
S3RXB.RDATA_13 13 Receive data bit 13
|
|
S3RXB.RDATA_12 12 Receive data bit 12
|
|
S3RXB.RDATA_11 11 Receive data bit 11
|
|
S3RXB.RDATA_10 10 Receive data bit 10
|
|
S3RXB.RDATA_9 9 Receive data bit 9
|
|
S3RXB.RDATA_8 8 Receive data bit 8
|
|
S3RXB.RDATA_7 7 Receive data bit 7
|
|
S3RCNT 0x00800146 SIO3 Receive Control Register
|
|
S3RCNT.ERS 7 Error sum bit
|
|
S3RCNT.FLM 6 Framing error bit, UART mode only
|
|
S3RCNT.PTY 5 Parity error bit, UART mode only
|
|
S3RCNT.OVR 4 Overrun error bit
|
|
S3RCNT.REN 3 Receive enable bit
|
|
S3RCNT.RFIN 2 Receive completed bit
|
|
S3RCNT.RSTAT 1 Receive status bit
|
|
S3BAUR 0x00800147 SIO3 Baud Rate Register
|
|
S3BAUR.BRG_15 15 Baud rate divide value bit 15
|
|
S3BAUR.BRG_14 14 Baud rate divide value bit 14
|
|
S3BAUR.BRG_13 13 Baud rate divide value bit 13
|
|
S3BAUR.BRG_12 12 Baud rate divide value bit 12
|
|
S3BAUR.BRG_11 11 Baud rate divide value bit 11
|
|
S3BAUR.BRG_10 10 Baud rate divide value bit 10
|
|
S3BAUR.BRG_9 9 Baud rate divide value bit 9
|
|
S3BAUR.BRG_8 8 Baud rate divide value bit 8
|
|
RESERVED00800148 0x00800148 RESERVED
|
|
RESERVED00800149 0x00800149 RESERVED
|
|
RESERVED0080014A 0x0080014A RESERVED
|
|
RESERVED0080014B 0x0080014B RESERVED
|
|
RESERVED0080014C 0x0080014C RESERVED
|
|
RESERVED0080014D 0x0080014D RESERVED
|
|
RESERVED0080014E 0x0080014E RESERVED
|
|
RESERVED0080014F 0x0080014F RESERVED
|
|
RESERVED00800150 0x00800150 RESERVED
|
|
RESERVED00800151 0x00800151 RESERVED
|
|
RESERVED00800152 0x00800152 RESERVED
|
|
RESERVED00800153 0x00800153 RESERVED
|
|
RESERVED00800154 0x00800154 RESERVED
|
|
RESERVED00800155 0x00800155 RESERVED
|
|
RESERVED00800156 0x00800156 RESERVED
|
|
RESERVED00800157 0x00800157 RESERVED
|
|
RESERVED00800158 0x00800158 RESERVED
|
|
RESERVED00800159 0x00800159 RESERVED
|
|
RESERVED0080015A 0x0080015A RESERVED
|
|
RESERVED0080015B 0x0080015B RESERVED
|
|
RESERVED0080015C 0x0080015C RESERVED
|
|
RESERVED0080015D 0x0080015D RESERVED
|
|
RESERVED0080015E 0x0080015E RESERVED
|
|
RESERVED0080015F 0x0080015F RESERVED
|
|
RESERVED00800160 0x00800160 RESERVED
|
|
RESERVED00800161 0x00800161 RESERVED
|
|
RESERVED00800162 0x00800162 RESERVED
|
|
RESERVED00800163 0x00800163 RESERVED
|
|
RESERVED00800164 0x00800164 RESERVED
|
|
RESERVED00800165 0x00800165 RESERVED
|
|
RESERVED00800166 0x00800166 RESERVED
|
|
RESERVED00800167 0x00800167 RESERVED
|
|
RESERVED00800168 0x00800168 RESERVED
|
|
RESERVED00800169 0x00800169 RESERVED
|
|
RESERVED0080016A 0x0080016A RESERVED
|
|
RESERVED0080016B 0x0080016B RESERVED
|
|
RESERVED0080016C 0x0080016C RESERVED
|
|
RESERVED0080016D 0x0080016D RESERVED
|
|
RESERVED0080016E 0x0080016E RESERVED
|
|
RESERVED0080016F 0x0080016F RESERVED
|
|
RESERVED00800170 0x00800170 RESERVED
|
|
RESERVED00800171 0x00800171 RESERVED
|
|
RESERVED00800172 0x00800172 RESERVED
|
|
RESERVED00800173 0x00800173 RESERVED
|
|
RESERVED00800174 0x00800174 RESERVED
|
|
RESERVED00800175 0x00800175 RESERVED
|
|
RESERVED00800176 0x00800176 RESERVED
|
|
RESERVED00800177 0x00800177 RESERVED
|
|
RESERVED00800178 0x00800178 RESERVED
|
|
RESERVED00800179 0x00800179 RESERVED
|
|
RESERVED0080017A 0x0080017A RESERVED
|
|
RESERVED0080017B 0x0080017B RESERVED
|
|
RESERVED0080017C 0x0080017C RESERVED
|
|
RESERVED0080017D 0x0080017D RESERVED
|
|
RESERVED0080017E 0x0080017E RESERVED
|
|
RESERVED0080017F 0x0080017F RESERVED
|
|
WTCCR 0x00800180 Wait Cycles Control Register
|
|
WTCCR.CS1WTC_7 7 CS1 wait cycles control
|
|
WTCCR.CS1WTC_6 6 CS1 wait cycles control
|
|
WTCCR.CS0WTC_3 3 CS0 wait cycles control
|
|
WTCCR.CS0WTC_2 2 CS0 wait cycles control
|
|
CKIEBCR 0x00800201 Clock Bus & Input Event Bus Control Register
|
|
CKIEBCR.CKB2S 15 Clock Bus 2 input selection
|
|
CKIEBCR.IEB0S 13 input event bus 0 input selection
|
|
CKIEBCR.IEB1S 12 input event bus 1 input selection
|
|
CKIEBCR.IEB2S_11 11 input event bus 2 input selection
|
|
CKIEBCR.IEB2S_10 10 input event bus 2 input selection
|
|
CKIEBCR.IEB3S_9 9 input event bus 3 input selection
|
|
CKIEBCR.IEB3S_8 8 input event bus 3 input selection
|
|
PRS0 0x00800202 Prescaler Register 0
|
|
PRS0.PRS0_7 7
|
|
PRS0.PRS0_6 6
|
|
PRS0.PRS0_5 5
|
|
PRS0.PRS0_4 4
|
|
PRS0.PRS0_3 3
|
|
PRS0.PRS0_2 2
|
|
PRS0.PRS0_1 1
|
|
PRS0.PRS0_0 0
|
|
PRS1 0x00800203 Prescaler Register 1
|
|
PRS1.PRS1_7 15
|
|
PRS1.PRS1_6 14
|
|
PRS1.PRS1_5 13
|
|
PRS1.PRS1_4 12
|
|
PRS1.PRS1_3 11
|
|
PRS1.PRS1_2 10
|
|
PRS1.PRS1_1 9
|
|
PRS1.PRS1_0 8
|
|
PRS2 0x00800204 Prescaler Register 2
|
|
PRS2.PRS2_7 7
|
|
PRS2.PRS2_6 6
|
|
PRS2.PRS2_5 5
|
|
PRS2.PRS2_4 4
|
|
PRS2.PRS2_3 3
|
|
PRS2.PRS2_2 2
|
|
PRS2.PRS2_1 1
|
|
PRS2.PRS2_0 0
|
|
OEBCR 0x00800205 Output Event Bus Control Register
|
|
OEBCR.OEB0S 15 output event bus 0 input selection
|
|
OEBCR.OEB1S 13 output event bus 1 input selection
|
|
OEBCR.OEB2S 11 output event bus 2 input selection
|
|
OEBCR.OEB3S_9 9 output event bus 3 input selection
|
|
OEBCR.OEB3S_8 8 output event bus 3 input selection
|
|
RESERVED00800206 0x00800206 RESERVED
|
|
RESERVED00800207 0x00800207 RESERVED
|
|
RESERVED00800208 0x00800208 RESERVED
|
|
RESERVED00800209 0x00800209 RESERVED
|
|
RESERVED0080020A 0x0080020A RESERVED
|
|
RESERVED0080020B 0x0080020B RESERVED
|
|
RESERVED0080020C 0x0080020C RESERVED
|
|
RESERVED0080020D 0x0080020D RESERVED
|
|
RESERVED0080020E 0x0080020E RESERVED
|
|
RESERVED0080020F 0x0080020F RESERVED
|
|
TCLKCR 0x00800210 TCLK Input Processing Control Register
|
|
TCLKCR.TCLK0S_15 15 TCLK0 input processing selection
|
|
TCLKCR.TCLK0S_14 14 TCLK0 input processing selection
|
|
TCLKCR.TCLK1S_11 11 TCLK1 input processing selection
|
|
TCLKCR.TCLK1S_10 10 TCLK1 input processing selection
|
|
TCLKCR.TCLK1S_9 9 TCLK1 input processing selection
|
|
TCLKCR.TCLK2S_7 7 TCLK2 input processing selection
|
|
TCLKCR.TCLK2S_6 6 TCLK2 input processing selection
|
|
TCLKCR.TCLK2S_5 5 TCLK2 input processing selection
|
|
TCLKCR.TCLK3S_3 3 TCLK3 input processing selection
|
|
TCLKCR.TCLK3S_2 2 TCLK3 input processing selection
|
|
TINCR0 0x00800212 TIN Input Processing Control Register 0
|
|
TINCR0.TIN0S_15 15 TIN0 input processing selection
|
|
TINCR0.TIN0S_14 14 TIN0 input processing selection
|
|
TINCR0.TIN1S_13 13 TIN1 input processing selection
|
|
TINCR0.TIN1S_12 12 TIN1 input processing selection
|
|
TINCR0.TIN2S_11 11 TIN2 input processing selection
|
|
TINCR0.TIN2S_10 10 TIN2 input processing selection
|
|
TINCR0.TIN3S_7 7 TIN3 input processing selection
|
|
TINCR0.TIN3S_6 6 TIN3 input processing selection
|
|
TINCR0.TIN3S_5 5 TIN3 input processing selection
|
|
TINCR0.TIN4S_3 3 TIN4 input processing selection
|
|
TINCR0.TIN4S_2 2 TIN4 input processing selection
|
|
TINCR0.TIN4S_1 1 TIN4 input processing selection
|
|
TINCR1 0x00800214 TIN Input Processing Control Register 1
|
|
TINCR1.TIN5S_15 15 TIN5 input processing selection
|
|
TINCR1.TIN5S_14 14 TIN5 input processing selection
|
|
TINCR1.TIN5S_13 13 TIN5 input processing selection
|
|
TINCR1.TIN6S_11 11 TIN6 input processing selection
|
|
TINCR1.TIN6S_10 10 TIN6 input processing selection
|
|
TINCR1.TIN6S_9 9 TIN6 input processing selection
|
|
TINCR1.TIN7S_7 7 TIN7 input processing selection
|
|
TINCR1.TIN7S_6 6 TIN7 input processing selection
|
|
TINCR1.TIN7S_5 5 TIN7 input processing selection
|
|
TINCR1.TIN8S_3 3 TIN8 input processing selection
|
|
TINCR1.TIN8S_2 2 TIN8 input processing selection
|
|
TINCR1.TIN8S_1 1 TIN8 input processing selection
|
|
TINCR2 0x00800216 TIN Input Processing Control Register 2
|
|
TINCR2.TIN9S_15 15 TIN9 input processing selection
|
|
TINCR2.TIN9S_14 14 TIN9 input processing selection
|
|
TINCR2.TIN9S_13 13 TIN9 input processing selection
|
|
TINCR2.TIN10S_11 11 TIN10 input processing selection
|
|
TINCR2.TIN10S_10 10 TIN10 input processing selection
|
|
TINCR2.TIN10S_9 9 TIN10 input processing selection
|
|
TINCR2.TIN11S_7 7 TIN11 input processing selection
|
|
TINCR2.TIN11S_6 6 TIN11 input processing selection
|
|
TINCR2.TIN11S_5 5 TIN11 input processing selection
|
|
TINCR3 0x00800218 TIN Input Processing Control Register 3
|
|
TINCR3.TIN12S_15 15 TIN12 input processing selection
|
|
TINCR3.TIN12S_14 14 TIN12 input processing selection
|
|
TINCR3.TIN13S_13 13 TIN13 input processing selection
|
|
TINCR3.TIN13S_12 12 TIN13 input processing selection
|
|
TINCR3.TIN14S_11 11 TIN14 input processing selection
|
|
TINCR3.TIN14S_10 10 TIN14 input processing selection
|
|
TINCR3.TIN15S_9 9 TIN15 input processing selection
|
|
TINCR3.TIN15S_8 8 TIN15 input processing selection
|
|
TINCR3.TIN16S_7 7 TIN16 input processing selection
|
|
TINCR3.TIN16S_6 6 TIN16 input processing selection
|
|
TINCR3.TIN17S_5 5 TIN17 input processing selection
|
|
TINCR3.TIN17S_4 4 TIN17 input processing selection
|
|
TINCR3.TIN18S_3 3 TIN18 input processing selection
|
|
TINCR3.TIN18S_2 2 TIN18 input processing selection
|
|
TINCR3.TIN19S_1 1 TIN19 input processing selection
|
|
TINCR3.TIN19S_0 0 TIN19 input processing selection
|
|
TINCR4 0x0080021A TIN Input Processing Control Register 4
|
|
TINCR4.TIN20S_15 15 TIN20 input processing selection
|
|
TINCR4.TIN20S_14 14 TIN20 input processing selection
|
|
TINCR4.TIN21S_13 13 TIN21 input processing selection
|
|
TINCR4.TIN21S_12 12 TIN21 input processing selection
|
|
TINCR4.TIN22S_11 11 TIN22 input processing selection
|
|
TINCR4.TIN22S_10 10 TIN22 input processing selection
|
|
TINCR4.TIN23S_9 9 TIN23 input processing selection
|
|
TINCR4.TIN23S_8 8 TIN23 input processing selection
|
|
TINCR4.TIN30S_7 7 TIN30 input processing selection
|
|
TINCR4.TIN30S_6 6 TIN30 input processing selection
|
|
TINCR4.TIN31S_5 5 TIN31 input processing selection
|
|
TINCR4.TIN31S_4 4 TIN31 input processing selection
|
|
TINCR4.TIN32S_3 3 TIN32 input processing selection
|
|
TINCR4.TIN32S_2 2 TIN32 input processing selection
|
|
TINCR4.TIN33S_1 1 TIN33 input processing selection
|
|
TINCR4.TIN33S_0 0 TIN33 input processing selection
|
|
RESERVED0080021C 0x0080021C RESERVED
|
|
RESERVED0080021D 0x0080021D RESERVED
|
|
RESERVED0080021E 0x0080021E RESERVED
|
|
RESERVED0080021F 0x0080021F RESERVED
|
|
FFS0 0x00800220 F/F Source Select Register 0
|
|
FFS0.FF6_15 15 F/F6 source selection
|
|
FFS0.FF7_14 14 F/F7 source selection
|
|
FFS0.FF8_13 13 F/F8 source selection
|
|
FFS0.FF8_12 12 F/F8 source selection
|
|
FFS0.FF9_11 11 F/F9 source selection
|
|
FFS0.FF9_10 10 F/F9 source selection
|
|
FFS0.FF10_9 9 F/F10 source selection
|
|
FFS0.FF10_8 8 F/F10 source selection
|
|
FFS0.FF11_7 7 F/F11 source selection
|
|
FFS0.FF12_6 6 F/F12 source selection
|
|
FFS0.FF13_5 5 F/F13 source selection
|
|
FFS0.FF14_4 4 F/F14 source selection
|
|
FFS0.FF15_3 3 F/F15 source selection
|
|
RESERVED00800222 0x00800222 RESERVED
|
|
FFS1 0x00800223 F/F Source Select Register 1
|
|
FFS1.FF16_15 15 F/F16 source selection
|
|
FFS1.FF16_14 14 F/F16 source selection
|
|
FFS1.FF17_13 13 F/F17 source selection
|
|
FFS1.FF17_12 12 F/F17 source selection
|
|
FFS1.FF18_11 11 F/F18 source selection
|
|
FFS1.FF18_10 10 F/F18 source selection
|
|
FFS1.FF19_9 9 F/F19 source selection
|
|
FFS1.FF19_8 8 F/F19 source selection
|
|
FFP0 0x00800224 F/F Protect Register 0
|
|
FFP0.FP0 15 F/F0 protect
|
|
FFP0.FP1 14 F/F1 protect
|
|
FFP0.FP2 13 F/F2 protect
|
|
FFP0.FP3 12 F/F3 protect
|
|
FFP0.FP4 11 F/F4 protect
|
|
FFP0.FP5 10 F/F5 protect
|
|
FFP0.FP6 9 F/F6 protect
|
|
FFP0.FP7 8 F/F7 protect
|
|
FFP0.FP8 7 F/F8 protect
|
|
FFP0.FP9 6 F/F9 protect
|
|
FFP0.FP10 5 F/F10 protect
|
|
FFP0.FP11 4 F/F11 protect
|
|
FFP0.FP12 3 F/F12 protect
|
|
FFP0.FP13 2 F/F13 protect
|
|
FFP0.FP14 1 F/F14 protect
|
|
FFP0.FP15 0 F/F15 protect
|
|
FFD0 0x00800226 F/F Data Register 0
|
|
FFD0.FD0 15 F/F0 output data
|
|
FFD0.FD1 14 F/F1 output data
|
|
FFD0.FD2 13 F/F2 output data
|
|
FFD0.FD3 12 F/F3 output data
|
|
FFD0.FD4 11 F/F4 output data
|
|
FFD0.FD5 10 F/F5 output data
|
|
FFD0.FD6 9 F/F6 output data
|
|
FFD0.FD7 8 F/F7 output data
|
|
FFD0.FD8 7 F/F8 output data
|
|
FFD0.FD9 6 F/F9 output data
|
|
FFD0.FD10 5 F/F10 output data
|
|
FFD0.FD11 4 F/F11 output data
|
|
FFD0.FD12 3 F/F12 output data
|
|
FFD0.FD13 2 F/F13 output data
|
|
FFD0.FD14 1 F/F14 output data
|
|
FFD0.FD15 0 F/F15 output data
|
|
RESERVED00800228 0x00800228 RESERVED
|
|
FFP1 0x00800229 F/F Protect Register 1
|
|
FFP1.FP16 15 F/F16 protect
|
|
FFP1.FP17 14 F/F17 protect
|
|
FFP1.FP18 13 F/F18 protect
|
|
FFP1.FP19 12 F/F19 protect
|
|
FFP1.FP20 11 F/F20 protect
|
|
RESERVED0080022A 0x0080022A RESERVED
|
|
FFD1 0x0080022B F/F Data Register 1
|
|
FFD1.FD16 15 F/F16 output data
|
|
FFD1.FD17 14 F/F17 output data
|
|
FFD1.FD18 13 F/F18 output data
|
|
FFD1.FD19 12 F/F19 output data
|
|
FFD1.FD20 11 F/F20 output data
|
|
RESERVED0080022C 0x0080022C RESERVED
|
|
RESERVED0080022D 0x0080022D RESERVED
|
|
RESERVED0080022E 0x0080022E RESERVED
|
|
RESERVED0080022F 0x0080022F RESERVED
|
|
TOPIR0 0x00800230 TOP Interrupt Control Register 0
|
|
TOPIR0.TOPIS0 7 TOP0 interrupt status
|
|
TOPIR0.TOPIS1 6 TOP1 interrupt status
|
|
TOPIR0.TOPIS2 5 TOP2 interrupt status
|
|
TOPIR0.TOPIS3 4 TOP3 interrupt status
|
|
TOPIR0.TOPIS4 3 TOP4 interrupt status
|
|
TOPIR0.TOPIS5 2 TOP5 interrupt status
|
|
TOPIR1 0x00800231 TOP Interrupt Control Register 1
|
|
TOPIR1.TOPIM0 15 TOP0 interrupt mask
|
|
TOPIR1.TOPIM1 14 TOP1 interrupt mask
|
|
TOPIR1.TOPIM2 13 TOP2 interrupt mask
|
|
TOPIR1.TOPIM3 12 TOP3 interrupt mask
|
|
TOPIR1.TOPIM4 11 TOP4 interrupt mask
|
|
TOPIR1.TOPIM5 10 TOP5 interrupt mask
|
|
TOPIR2 0x00800232 TOP Interrupt Control Register 2
|
|
TOPIR2.TOPIM6 7 TOP6 interrupt mask
|
|
TOPIR2.TOPIM7 6 TOP7 interrupt mask
|
|
TOPIR2.TOPIS6 3 TOP6 interrupt status
|
|
TOPIR2.TOPIS7 2 TOP7 interrupt status
|
|
TOPIR3 0x00800233 TOP Interrupt Control Register 3
|
|
TOPIR3.TOPIM8 15 TOP8 interrupt mask
|
|
TOPIR3.TOPIM9 14 TOP9 interrupt mask
|
|
TOPIR3.TOPIS8 11 TOP8 interrupt status
|
|
TOPIR3.TOPIS9 10 TOP9 interrupt status
|
|
TIOIR0 0x00800234 TIO Interrupt Control Register 0
|
|
TIOIR0.TIOIM0 7 TIO0 interrupt mask
|
|
TIOIR0.TIOIM1 6 TIO1 interrupt mask
|
|
TIOIR0.TIOIM2 5 TIO2 interrupt mask
|
|
TIOIR0.TIOIM3 4 TIO3 interrupt mask
|
|
TIOIR0.TIOIS0 3 TIO0 interrupt status
|
|
TIOIR0.TIOIS1 2 TIO1 interrupt status
|
|
TIOIR0.TIOIS2 1 TIO2 interrupt status
|
|
TIOIR0.TIOIS3 0 TIO3 interrupt status
|
|
TIOIR1 0x00800235 TIO Interrupt Control Register 1
|
|
TIOIR1.TIOIM4 15 TIO4 interrupt mask
|
|
TIOIR1.TIOIM5 14 TIO5 interrupt mask
|
|
TIOIR1.TIOIM6 13 TIO6 interrupt mask
|
|
TIOIR1.TIOIM7 12 TIO7 interrupt mask
|
|
TIOIR1.TIOIS4 11 TIO4 interrupt status
|
|
TIOIR1.TIOIS5 10 TIO5 interrupt status
|
|
TIOIR1.TIOIS6 9 TIO6 interrupt status
|
|
TIOIR1.TIOIS7 8 TIO7 interrupt status
|
|
TIOIR2 0x00800236 TIO Interrupt Control Register 2
|
|
TIOIR2.TIOIM8 7 TIO8 interrupt mask
|
|
TIOIR2.TIOIM9 6 TIO9 interrupt mask
|
|
TIOIR2.TIOIS8 3 TIO8 interrupt status
|
|
TIOIR2.TIOIS9 2 TIO9 interrupt status
|
|
TMSIR 0x00800237 TMS Interrupt Control Register
|
|
TMSIR.TMSIM0 15 TMS0 interrupt mask
|
|
TMSIR.TMSIM1 14 TMS1 interrupt mask
|
|
TMSIR.TMSIS0 11 TMS0 interrupt status
|
|
TMSIR.TMSIS1 10 TMS1 interrupt status
|
|
TINIR0 0x00800238 TIN Interrupt Control Register 0
|
|
TINIR0.TINIM0 7 TIN0 interrupt mask
|
|
TINIR0.TINIM1 6 TIN1 interrupt mask
|
|
TINIR0.TINIM2 5 TIN1 interrupt mask
|
|
TINIR0.TINIS0 3 TIN0 interrupt status
|
|
TINIR0.TINIS1 2 TIN1 interrupt status
|
|
TINIR0.TINIS2 1 TIN2 interrupt status
|
|
TINIR1 0x00800239 TIN Interrupt Control Register 1
|
|
TINIR1.TINIM3 15 TIN3 interrupt mask
|
|
TINIR1.TINIM4 14 TIN4 interrupt mask
|
|
TINIR1.TINIM5 13 TIN5 interrupt mask
|
|
TINIR1.TINIM6 12 TIN6 interrupt mask
|
|
TINIR1.TINIS3 11 TIN3 interrupt status
|
|
TINIR1.TINIS4 10 TIN4 interrupt status
|
|
TINIR1.TINIS5 9 TIN5 interrupt status
|
|
TINIR1.TINIS6 8 TIN6 interrupt status
|
|
TINIR2 0x0080023A TIN Interrupt Control Register 2
|
|
TINIR2.TINIS7 7 TIN7 interrupt status
|
|
TINIR2.TINIS8 6 TIN8 interrupt status
|
|
TINIR2.TINIS9 5 TIN9 interrupt status
|
|
TINIR2.TINIS10 4 TIN10 interrupt status
|
|
TINIR2.TINIS11 3 TIN11 interrupt status
|
|
TINIR3 0x0080023B TIN Interrupt Control Register 3
|
|
TINIR3.TINIM7 15 TIN7 interrupt mask
|
|
TINIR3.TINIM8 14 TIN8 interrupt mask
|
|
TINIR3.TINIM9 13 TIN9 interrupt mask
|
|
TINIR3.TINIM10 12 TIN10 interrupt mask
|
|
TINIR3.TINIM11 11 TIN11 interrupt mask
|
|
TINIR4 0x0080023C TIN Interrupt Control Register 4
|
|
TINIR4.TINIS12 7 TIN12 interrupt status
|
|
TINIR4.TINIS13 6 TIN13 interrupt status
|
|
TINIR4.TINIS14 5 TIN14 interrupt status
|
|
TINIR4.TINIS15 4 TIN15 interrupt status
|
|
TINIR4.TINIS16 3 TIN16 interrupt status
|
|
TINIR4.TINIS17 2 TIN17 interrupt status
|
|
TINIR4.TINIS18 1 TIN18 interrupt status
|
|
TINIR4.TINIS19 0 TIN19 interrupt status
|
|
TINIR5 0x0080023D TIN Interrupt Control Register 5
|
|
TINIR5.TINIM12 15 TIN12 interrupt mask
|
|
TINIR5.TINIM13 14 TIN13 interrupt mask
|
|
TINIR5.TINIM14 13 TIN14 interrupt mask
|
|
TINIR5.TINIM15 12 TIN15 interrupt mask
|
|
TINIR5.TINIM16 11 TIN16 interrupt mask
|
|
TINIR5.TINIM17 10 TIN17 interrupt mask
|
|
TINIR5.TINIM18 9 TIN18 interrupt mask
|
|
TINIR5.TINIM19 8 TIN19 interrupt mask
|
|
TINIR6 0x0080023E TIN Interrupt Control Register 6
|
|
TINIR6.TINIM20 7 TIN20 interrupt mask
|
|
TINIR6.TINIM21 6 TIN21 interrupt mask
|
|
TINIR6.TINIM22 5 TIN22 interrupt mask
|
|
TINIR6.TINIM23 4 TIN23 interrupt mask
|
|
TINIR6.TINIS20 3 TIN20 interrupt status
|
|
TINIR6.TINIS21 2 TIN21 interrupt status
|
|
TINIR6.TINIS22 1 TIN22 interrupt status
|
|
TINIR6.TINIS23 0 TIN23 interrupt status
|
|
TINIR7 0x0080023F TIN Interrupt Control Register 7
|
|
TINIR7.TINIM30 15 TIN30 interrupt mask
|
|
TINIR7.TINIM31 14 TIN31 interrupt mask
|
|
TINIR7.TINIM32 13 TIN32 interrupt mask
|
|
TINIR7.TINIM33 12 TIN33 interrupt mask
|
|
TINIR7.TINIS30 11 TIN30 interrupt status
|
|
TINIR7.TINIS31 10 TIN31 interrupt status
|
|
TINIR7.TINIS32 9 TIN32 interrupt status
|
|
TINIR7.TINIS33 8 TIN33 interrupt status
|
|
TOP0CT 0x00800240 TOP0 Counter
|
|
TOP0CT.TOP0CT_15 15
|
|
TOP0CT.TOP0CT_14 14
|
|
TOP0CT.TOP0CT_13 13
|
|
TOP0CT.TOP0CT_12 12
|
|
TOP0CT.TOP0CT_11 11
|
|
TOP0CT.TOP0CT_10 10
|
|
TOP0CT.TOP0CT_9 9
|
|
TOP0CT.TOP0CT_8 8
|
|
TOP0CT.TOP0CT_7 7
|
|
TOP0CT.TOP0CT_6 6
|
|
TOP0CT.TOP0CT_5 5
|
|
TOP0CT.TOP0CT_4 4
|
|
TOP0CT.TOP0CT_3 3
|
|
TOP0CT.TOP0CT_2 2
|
|
TOP0CT.TOP0CT_1 1
|
|
TOP0CT.TOP0CT_0 0
|
|
TOP0RL 0x00800242 TOP0 Reload Register
|
|
TOP0RL.TOP0RL_15 15
|
|
TOP0RL.TOP0RL_14 14
|
|
TOP0RL.TOP0RL_13 13
|
|
TOP0RL.TOP0RL_12 12
|
|
TOP0RL.TOP0RL_11 11
|
|
TOP0RL.TOP0RL_10 10
|
|
TOP0RL.TOP0RL_9 9
|
|
TOP0RL.TOP0RL_8 8
|
|
TOP0RL.TOP0RL_7 7
|
|
TOP0RL.TOP0RL_6 6
|
|
TOP0RL.TOP0RL_5 5
|
|
TOP0RL.TOP0RL_4 4
|
|
TOP0RL.TOP0RL_3 3
|
|
TOP0RL.TOP0RL_2 2
|
|
TOP0RL.TOP0RL_1 1
|
|
TOP0RL.TOP0RL_0 0
|
|
RESERVED00800244 0x00800244 RESERVED
|
|
RESERVED00800245 0x00800245 RESERVED
|
|
TOP0CC 0x00800246 TOP0 Correction Register
|
|
TOP0CC.TOP0CC_15 15
|
|
TOP0CC.TOP0CC_14 14
|
|
TOP0CC.TOP0CC_13 13
|
|
TOP0CC.TOP0CC_12 12
|
|
TOP0CC.TOP0CC_11 11
|
|
TOP0CC.TOP0CC_10 10
|
|
TOP0CC.TOP0CC_9 9
|
|
TOP0CC.TOP0CC_8 8
|
|
TOP0CC.TOP0CC_7 7
|
|
TOP0CC.TOP0CC_6 6
|
|
TOP0CC.TOP0CC_5 5
|
|
TOP0CC.TOP0CC_4 4
|
|
TOP0CC.TOP0CC_3 3
|
|
TOP0CC.TOP0CC_2 2
|
|
TOP0CC.TOP0CC_1 1
|
|
TOP0CC.TOP0CC_0 0
|
|
RESERVED00800248 0x00800248 RESERVED
|
|
RESERVED00800249 0x00800249 RESERVED
|
|
RESERVED0080024A 0x0080024A RESERVED
|
|
RESERVED0080024B 0x0080024B RESERVED
|
|
RESERVED0080024C 0x0080024C RESERVED
|
|
RESERVED0080024D 0x0080024D RESERVED
|
|
RESERVED0080024E 0x0080024E RESERVED
|
|
RESERVED0080024F 0x0080024F RESERVED
|
|
TOP1CT 0x00800250 TOP1 Counter
|
|
TOP1CT.TOP1CT_15 15
|
|
TOP1CT.TOP1CT_14 14
|
|
TOP1CT.TOP1CT_13 13
|
|
TOP1CT.TOP1CT_12 12
|
|
TOP1CT.TOP1CT_11 11
|
|
TOP1CT.TOP1CT_10 10
|
|
TOP1CT.TOP1CT_9 9
|
|
TOP1CT.TOP1CT_8 8
|
|
TOP1CT.TOP1CT_7 7
|
|
TOP1CT.TOP1CT_6 6
|
|
TOP1CT.TOP1CT_5 5
|
|
TOP1CT.TOP1CT_4 4
|
|
TOP1CT.TOP1CT_3 3
|
|
TOP1CT.TOP1CT_2 2
|
|
TOP1CT.TOP1CT_1 1
|
|
TOP1CT.TOP1CT_0 0
|
|
TOP1RL 0x00800252 TOP1 Reload Register
|
|
TOP1RL.TOP1RL_15 15
|
|
TOP1RL.TOP1RL_14 14
|
|
TOP1RL.TOP1RL_13 13
|
|
TOP1RL.TOP1RL_12 12
|
|
TOP1RL.TOP1RL_11 11
|
|
TOP1RL.TOP1RL_10 10
|
|
TOP1RL.TOP1RL_9 9
|
|
TOP1RL.TOP1RL_8 8
|
|
TOP1RL.TOP1RL_7 7
|
|
TOP1RL.TOP1RL_6 6
|
|
TOP1RL.TOP1RL_5 5
|
|
TOP1RL.TOP1RL_4 4
|
|
TOP1RL.TOP1RL_3 3
|
|
TOP1RL.TOP1RL_2 2
|
|
TOP1RL.TOP1RL_1 1
|
|
TOP1RL.TOP1RL_0 0
|
|
RESERVED00800254 0x00800254 RESERVED
|
|
RESERVED00800255 0x00800255 RESERVED
|
|
TOP1CC 0x00800256 TOP1 Correction Register
|
|
TOP1CC.TOP1CC_15 15
|
|
TOP1CC.TOP1CC_14 14
|
|
TOP1CC.TOP1CC_13 13
|
|
TOP1CC.TOP1CC_12 12
|
|
TOP1CC.TOP1CC_11 11
|
|
TOP1CC.TOP1CC_10 10
|
|
TOP1CC.TOP1CC_9 9
|
|
TOP1CC.TOP1CC_8 8
|
|
TOP1CC.TOP1CC_7 7
|
|
TOP1CC.TOP1CC_6 6
|
|
TOP1CC.TOP1CC_5 5
|
|
TOP1CC.TOP1CC_4 4
|
|
TOP1CC.TOP1CC_3 3
|
|
TOP1CC.TOP1CC_2 2
|
|
TOP1CC.TOP1CC_1 1
|
|
TOP1CC.TOP1CC_0 0
|
|
RESERVED00800258 0x00800258 RESERVED
|
|
RESERVED00800259 0x00800259 RESERVED
|
|
RESERVED0080025A 0x0080025A RESERVED
|
|
RESERVED0080025B 0x0080025B RESERVED
|
|
RESERVED0080025C 0x0080025C RESERVED
|
|
RESERVED0080025D 0x0080025D RESERVED
|
|
RESERVED0080025E 0x0080025E RESERVED
|
|
RESERVED0080025F 0x0080025F RESERVED
|
|
TOP2CT 0x00800260 TOP2 Counter
|
|
TOP2CT.TOP2CT_15 15
|
|
TOP2CT.TOP2CT_14 14
|
|
TOP2CT.TOP2CT_13 13
|
|
TOP2CT.TOP2CT_12 12
|
|
TOP2CT.TOP2CT_11 11
|
|
TOP2CT.TOP2CT_10 10
|
|
TOP2CT.TOP2CT_9 9
|
|
TOP2CT.TOP2CT_8 8
|
|
TOP2CT.TOP2CT_7 7
|
|
TOP2CT.TOP2CT_6 6
|
|
TOP2CT.TOP2CT_5 5
|
|
TOP2CT.TOP2CT_4 4
|
|
TOP2CT.TOP2CT_3 3
|
|
TOP2CT.TOP2CT_2 2
|
|
TOP2CT.TOP2CT_1 1
|
|
TOP2CT.TOP2CT_0 0
|
|
TOP2RL 0x00800262 TOP2 Reload Register
|
|
TOP2RL.TOP2RL_15 15
|
|
TOP2RL.TOP2RL_14 14
|
|
TOP2RL.TOP2RL_13 13
|
|
TOP2RL.TOP2RL_12 12
|
|
TOP2RL.TOP2RL_11 11
|
|
TOP2RL.TOP2RL_10 10
|
|
TOP2RL.TOP2RL_9 9
|
|
TOP2RL.TOP2RL_8 8
|
|
TOP2RL.TOP2RL_7 7
|
|
TOP2RL.TOP2RL_6 6
|
|
TOP2RL.TOP2RL_5 5
|
|
TOP2RL.TOP2RL_4 4
|
|
TOP2RL.TOP2RL_3 3
|
|
TOP2RL.TOP2RL_2 2
|
|
TOP2RL.TOP2RL_1 1
|
|
TOP2RL.TOP2RL_0 0
|
|
RESERVED00800264 0x00800264 RESERVED
|
|
RESERVED00800265 0x00800265 RESERVED
|
|
TOP2CC 0x00800266 TOP2 Correction Register
|
|
TOP2CC.TOP2CC_15 15
|
|
TOP2CC.TOP2CC_14 14
|
|
TOP2CC.TOP2CC_13 13
|
|
TOP2CC.TOP2CC_12 12
|
|
TOP2CC.TOP2CC_11 11
|
|
TOP2CC.TOP2CC_10 10
|
|
TOP2CC.TOP2CC_9 9
|
|
TOP2CC.TOP2CC_8 8
|
|
TOP2CC.TOP2CC_7 7
|
|
TOP2CC.TOP2CC_6 6
|
|
TOP2CC.TOP2CC_5 5
|
|
TOP2CC.TOP2CC_4 4
|
|
TOP2CC.TOP2CC_3 3
|
|
TOP2CC.TOP2CC_2 2
|
|
TOP2CC.TOP2CC_1 1
|
|
TOP2CC.TOP2CC_0 0
|
|
RESERVED00800268 0x00800268 RESERVED
|
|
RESERVED00800269 0x00800269 RESERVED
|
|
RESERVED0080026A 0x0080026A RESERVED
|
|
RESERVED0080026B 0x0080026B RESERVED
|
|
RESERVED0080026C 0x0080026C RESERVED
|
|
RESERVED0080026D 0x0080026D RESERVED
|
|
RESERVED0080026E 0x0080026E RESERVED
|
|
RESERVED0080026F 0x0080026F RESERVED
|
|
TOP3CT 0x00800270 TOP3 Counter
|
|
TOP3CT.TOP3CT_15 15
|
|
TOP3CT.TOP3CT_14 14
|
|
TOP3CT.TOP3CT_13 13
|
|
TOP3CT.TOP3CT_12 12
|
|
TOP3CT.TOP3CT_11 11
|
|
TOP3CT.TOP3CT_10 10
|
|
TOP3CT.TOP3CT_9 9
|
|
TOP3CT.TOP3CT_8 8
|
|
TOP3CT.TOP3CT_7 7
|
|
TOP3CT.TOP3CT_6 6
|
|
TOP3CT.TOP3CT_5 5
|
|
TOP3CT.TOP3CT_4 4
|
|
TOP3CT.TOP3CT_3 3
|
|
TOP3CT.TOP3CT_2 2
|
|
TOP3CT.TOP3CT_1 1
|
|
TOP3CT.TOP3CT_0 0
|
|
TOP3RL 0x00800272 TOP3 Reload Register
|
|
TOP3RL.TOP3RL_15 15
|
|
TOP3RL.TOP3RL_14 14
|
|
TOP3RL.TOP3RL_13 13
|
|
TOP3RL.TOP3RL_12 12
|
|
TOP3RL.TOP3RL_11 11
|
|
TOP3RL.TOP3RL_10 10
|
|
TOP3RL.TOP3RL_9 9
|
|
TOP3RL.TOP3RL_8 8
|
|
TOP3RL.TOP3RL_7 7
|
|
TOP3RL.TOP3RL_6 6
|
|
TOP3RL.TOP3RL_5 5
|
|
TOP3RL.TOP3RL_4 4
|
|
TOP3RL.TOP3RL_3 3
|
|
TOP3RL.TOP3RL_2 2
|
|
TOP3RL.TOP3RL_1 1
|
|
TOP3RL.TOP3RL_0 0
|
|
RESERVED00800274 0x00800274 RESERVED
|
|
RESERVED00800275 0x00800275 RESERVED
|
|
TOP3CC 0x00800276 TOP3 Correction Register
|
|
TOP3CC.TOP3CC_15 15
|
|
TOP3CC.TOP3CC_14 14
|
|
TOP3CC.TOP3CC_13 13
|
|
TOP3CC.TOP3CC_12 12
|
|
TOP3CC.TOP3CC_11 11
|
|
TOP3CC.TOP3CC_10 10
|
|
TOP3CC.TOP3CC_9 9
|
|
TOP3CC.TOP3CC_8 8
|
|
TOP3CC.TOP3CC_7 7
|
|
TOP3CC.TOP3CC_6 6
|
|
TOP3CC.TOP3CC_5 5
|
|
TOP3CC.TOP3CC_4 4
|
|
TOP3CC.TOP3CC_3 3
|
|
TOP3CC.TOP3CC_2 2
|
|
TOP3CC.TOP3CC_1 1
|
|
TOP3CC.TOP3CC_0 0
|
|
RESERVED00800278 0x00800278 RESERVED
|
|
RESERVED00800279 0x00800279 RESERVED
|
|
RESERVED0080027A 0x0080027A RESERVED
|
|
RESERVED0080027B 0x0080027B RESERVED
|
|
RESERVED0080027C 0x0080027C RESERVED
|
|
RESERVED0080027D 0x0080027D RESERVED
|
|
RESERVED0080027E 0x0080027E RESERVED
|
|
RESERVED0080027F 0x0080027F RESERVED
|
|
TOP4CT 0x00800280 TOP4 Counter
|
|
TOP4CT.TOP4CT_15 15
|
|
TOP4CT.TOP4CT_14 14
|
|
TOP4CT.TOP4CT_13 13
|
|
TOP4CT.TOP4CT_12 12
|
|
TOP4CT.TOP4CT_11 11
|
|
TOP4CT.TOP4CT_10 10
|
|
TOP4CT.TOP4CT_9 9
|
|
TOP4CT.TOP4CT_8 8
|
|
TOP4CT.TOP4CT_7 7
|
|
TOP4CT.TOP4CT_6 6
|
|
TOP4CT.TOP4CT_5 5
|
|
TOP4CT.TOP4CT_4 4
|
|
TOP4CT.TOP4CT_3 3
|
|
TOP4CT.TOP4CT_2 2
|
|
TOP4CT.TOP4CT_1 1
|
|
TOP4CT.TOP4CT_0 0
|
|
TOP4RL 0x00800282 TOP4 Reload Register
|
|
TOP4RL.TOP4RL_15 15
|
|
TOP4RL.TOP4RL_14 14
|
|
TOP4RL.TOP4RL_13 13
|
|
TOP4RL.TOP4RL_12 12
|
|
TOP4RL.TOP4RL_11 11
|
|
TOP4RL.TOP4RL_10 10
|
|
TOP4RL.TOP4RL_9 9
|
|
TOP4RL.TOP4RL_8 8
|
|
TOP4RL.TOP4RL_7 7
|
|
TOP4RL.TOP4RL_6 6
|
|
TOP4RL.TOP4RL_5 5
|
|
TOP4RL.TOP4RL_4 4
|
|
TOP4RL.TOP4RL_3 3
|
|
TOP4RL.TOP4RL_2 2
|
|
TOP4RL.TOP4RL_1 1
|
|
TOP4RL.TOP4RL_0 0
|
|
RESERVED00800284 0x00800284 RESERVED
|
|
RESERVED00800285 0x00800285 RESERVED
|
|
TOP4CC 0x00800286 TOP4 Correction Register
|
|
TOP4CC.TOP4CC_15 15
|
|
TOP4CC.TOP4CC_14 14
|
|
TOP4CC.TOP4CC_13 13
|
|
TOP4CC.TOP4CC_12 12
|
|
TOP4CC.TOP4CC_11 11
|
|
TOP4CC.TOP4CC_10 10
|
|
TOP4CC.TOP4CC_9 9
|
|
TOP4CC.TOP4CC_8 8
|
|
TOP4CC.TOP4CC_7 7
|
|
TOP4CC.TOP4CC_6 6
|
|
TOP4CC.TOP4CC_5 5
|
|
TOP4CC.TOP4CC_4 4
|
|
TOP4CC.TOP4CC_3 3
|
|
TOP4CC.TOP4CC_2 2
|
|
TOP4CC.TOP4CC_1 1
|
|
TOP4CC.TOP4CC_0 0
|
|
RESERVED00800288 0x00800288 RESERVED
|
|
RESERVED00800289 0x00800289 RESERVED
|
|
RESERVED0080028A 0x0080028A RESERVED
|
|
RESERVED0080028B 0x0080028B RESERVED
|
|
RESERVED0080028C 0x0080028C RESERVED
|
|
RESERVED0080028D 0x0080028D RESERVED
|
|
RESERVED0080028E 0x0080028E RESERVED
|
|
RESERVED0080028F 0x0080028F RESERVED
|
|
TOP5CT 0x00800290 TOP5 Counter
|
|
TOP5CT.TOP5CT_15 15
|
|
TOP5CT.TOP5CT_14 14
|
|
TOP5CT.TOP5CT_13 13
|
|
TOP5CT.TOP5CT_12 12
|
|
TOP5CT.TOP5CT_11 11
|
|
TOP5CT.TOP5CT_10 10
|
|
TOP5CT.TOP5CT_9 9
|
|
TOP5CT.TOP5CT_8 8
|
|
TOP5CT.TOP5CT_7 7
|
|
TOP5CT.TOP5CT_6 6
|
|
TOP5CT.TOP5CT_5 5
|
|
TOP5CT.TOP5CT_4 4
|
|
TOP5CT.TOP5CT_3 3
|
|
TOP5CT.TOP5CT_2 2
|
|
TOP5CT.TOP5CT_1 1
|
|
TOP5CT.TOP5CT_0 0
|
|
TOP5RL 0x00800292 TOP5 Reload Register
|
|
TOP5RL.TOP5RL_15 15
|
|
TOP5RL.TOP5RL_14 14
|
|
TOP5RL.TOP5RL_13 13
|
|
TOP5RL.TOP5RL_12 12
|
|
TOP5RL.TOP5RL_11 11
|
|
TOP5RL.TOP5RL_10 10
|
|
TOP5RL.TOP5RL_9 9
|
|
TOP5RL.TOP5RL_8 8
|
|
TOP5RL.TOP5RL_7 7
|
|
TOP5RL.TOP5RL_6 6
|
|
TOP5RL.TOP5RL_5 5
|
|
TOP5RL.TOP5RL_4 4
|
|
TOP5RL.TOP5RL_3 3
|
|
TOP5RL.TOP5RL_2 2
|
|
TOP5RL.TOP5RL_1 1
|
|
TOP5RL.TOP5RL_0 0
|
|
RESERVED00800294 0x00800294 RESERVED
|
|
RESERVED00800295 0x00800295 RESERVED
|
|
TOP5CC 0x00800296 TOP5 Correction Register
|
|
TOP5CC.TOP5CC_15 15
|
|
TOP5CC.TOP5CC_14 14
|
|
TOP5CC.TOP5CC_13 13
|
|
TOP5CC.TOP5CC_12 12
|
|
TOP5CC.TOP5CC_11 11
|
|
TOP5CC.TOP5CC_10 10
|
|
TOP5CC.TOP5CC_9 9
|
|
TOP5CC.TOP5CC_8 8
|
|
TOP5CC.TOP5CC_7 7
|
|
TOP5CC.TOP5CC_6 6
|
|
TOP5CC.TOP5CC_5 5
|
|
TOP5CC.TOP5CC_4 4
|
|
TOP5CC.TOP5CC_3 3
|
|
TOP5CC.TOP5CC_2 2
|
|
TOP5CC.TOP5CC_1 1
|
|
TOP5CC.TOP5CC_0 0
|
|
RESERVED00800298 0x00800298 RESERVED
|
|
RESERVED00800299 0x00800299 RESERVED
|
|
TOP05CR0 0x0080029A TOP0-5 Control Register 0
|
|
TOP05CR0.TOP05CKS_15 15 TOP0-5 clock source selection
|
|
TOP05CR0.TOP05CKS_14 14 TOP0-5 clock source selection
|
|
TOP05CR0.TOP05ENS_11 11 TOP0-5 enable source selection
|
|
TOP05CR0.TOP05ENS_10 10 TOP0-5 enable source selection
|
|
TOP05CR0.TOP05ENS_9 9 TOP0-5 enable source selection
|
|
TOP05CR0.TOP0M_7 7 TOP0 operation mode selection
|
|
TOP05CR0.TOP0M_6 6 TOP0 operation mode selection
|
|
TOP05CR0.TOP1M_5 5 TOP1 operation mode selection
|
|
TOP05CR0.TOP1M_4 4 TOP1 operation mode selection
|
|
TOP05CR0.TOP2M_3 3 TOP2 operation mode selection
|
|
TOP05CR0.TOP2M_2 2 TOP2 operation mode selection
|
|
TOP05CR0.TOP3M_1 1 TOP3 operation mode selection
|
|
TOP05CR0.TOP3M_0 0 TOP3 operation mode selection
|
|
RESERVED0080029C 0x0080029C RESERVED
|
|
TOP05CR1 0x0080029D TOP0-5 Control Register 1
|
|
TOP05CR1.TOP4M_15 15 TOP4 operation mode selection
|
|
TOP05CR1.TOP4M_14 14 TOP4 operation mode selection
|
|
TOP05CR1.TOP5M_13 13 TOP5 operation mode selection
|
|
TOP05CR1.TOP5M_12 12 TOP5 operation mode selection
|
|
RESERVED0080029E 0x0080029E RESERVED
|
|
RESERVED0080029F 0x0080029F RESERVED
|
|
TOP6CT 0x008002A0 TOP6 Counter
|
|
TOP6CT.TOP6CT_15 15
|
|
TOP6CT.TOP6CT_14 14
|
|
TOP6CT.TOP6CT_13 13
|
|
TOP6CT.TOP6CT_12 12
|
|
TOP6CT.TOP6CT_11 11
|
|
TOP6CT.TOP6CT_10 10
|
|
TOP6CT.TOP6CT_9 9
|
|
TOP6CT.TOP6CT_8 8
|
|
TOP6CT.TOP6CT_7 7
|
|
TOP6CT.TOP6CT_6 6
|
|
TOP6CT.TOP6CT_5 5
|
|
TOP6CT.TOP6CT_4 4
|
|
TOP6CT.TOP6CT_3 3
|
|
TOP6CT.TOP6CT_2 2
|
|
TOP6CT.TOP6CT_1 1
|
|
TOP6CT.TOP6CT_0 0
|
|
TOP6RL 0x008002A2 TOP6 Reload Register
|
|
TOP6RL.TOP6RL_15 15
|
|
TOP6RL.TOP6RL_14 14
|
|
TOP6RL.TOP6RL_13 13
|
|
TOP6RL.TOP6RL_12 12
|
|
TOP6RL.TOP6RL_11 11
|
|
TOP6RL.TOP6RL_10 10
|
|
TOP6RL.TOP6RL_9 9
|
|
TOP6RL.TOP6RL_8 8
|
|
TOP6RL.TOP6RL_7 7
|
|
TOP6RL.TOP6RL_6 6
|
|
TOP6RL.TOP6RL_5 5
|
|
TOP6RL.TOP6RL_4 4
|
|
TOP6RL.TOP6RL_3 3
|
|
TOP6RL.TOP6RL_2 2
|
|
TOP6RL.TOP6RL_1 1
|
|
TOP6RL.TOP6RL_0 0
|
|
RESERVED008002A4 0x008002A4 RESERVED
|
|
RESERVED008002A5 0x008002A5 RESERVED
|
|
TOP6CC 0x008002A6 TOP6 Correction Register
|
|
TOP6CC.TOP6CC_15 15
|
|
TOP6CC.TOP6CC_14 14
|
|
TOP6CC.TOP6CC_13 13
|
|
TOP6CC.TOP6CC_12 12
|
|
TOP6CC.TOP6CC_11 11
|
|
TOP6CC.TOP6CC_10 10
|
|
TOP6CC.TOP6CC_9 9
|
|
TOP6CC.TOP6CC_8 8
|
|
TOP6CC.TOP6CC_7 7
|
|
TOP6CC.TOP6CC_6 6
|
|
TOP6CC.TOP6CC_5 5
|
|
TOP6CC.TOP6CC_4 4
|
|
TOP6CC.TOP6CC_3 3
|
|
TOP6CC.TOP6CC_2 2
|
|
TOP6CC.TOP6CC_1 1
|
|
TOP6CC.TOP6CC_0 0
|
|
RESERVED008002A8 0x008002A8 RESERVED
|
|
RESERVED008002A9 0x008002A9 RESERVED
|
|
TOP67CR 0x008002AA TOP6, 7 Control Register
|
|
TOP67CR.TOP67CKS_15 15 TOP6, TOP7 clock source selection
|
|
TOP67CR.TOP67CKS_14 14 TOP6, TOP7 clock source selection
|
|
TOP67CR.TOP67ENS_11 11 TOP6, TOP7 enable source selection
|
|
TOP67CR.TOP67ENS_10 10 TOP6, TOP7 enable source selection
|
|
TOP67CR.TOP67ENS_9 9 TOP6, TOP7 enable source selection
|
|
TOP67CR.TOP6M_7 7 TOP6 operation mode selection
|
|
TOP67CR.TOP6M_6 6 TOP6 operation mode selection
|
|
TOP67CR.TOP7M_3 3 TOP7 operation mode selection
|
|
TOP67CR.TOP7M_2 2 TOP7 operation mode selection
|
|
TOP67CR.TOP7ENS 1 TOP7 enable source selection
|
|
RESERVED008002AC 0x008002AC RESERVED
|
|
RESERVED008002AD 0x008002AD RESERVED
|
|
RESERVED008002AE 0x008002AE RESERVED
|
|
RESERVED008002AF 0x008002AF RESERVED
|
|
TOP7CT 0x008002B0 TOP7 Counter
|
|
TOP7CT.TOP7CT_15 15
|
|
TOP7CT.TOP7CT_14 14
|
|
TOP7CT.TOP7CT_13 13
|
|
TOP7CT.TOP7CT_12 12
|
|
TOP7CT.TOP7CT_11 11
|
|
TOP7CT.TOP7CT_10 10
|
|
TOP7CT.TOP7CT_9 9
|
|
TOP7CT.TOP7CT_8 8
|
|
TOP7CT.TOP7CT_7 7
|
|
TOP7CT.TOP7CT_6 6
|
|
TOP7CT.TOP7CT_5 5
|
|
TOP7CT.TOP7CT_4 4
|
|
TOP7CT.TOP7CT_3 3
|
|
TOP7CT.TOP7CT_2 2
|
|
TOP7CT.TOP7CT_1 1
|
|
TOP7CT.TOP7CT_0 0
|
|
TOP7RL 0x008002B2 TOP7 Reload Register
|
|
TOP7RL.TOP7RL_15 15
|
|
TOP7RL.TOP7RL_14 14
|
|
TOP7RL.TOP7RL_13 13
|
|
TOP7RL.TOP7RL_12 12
|
|
TOP7RL.TOP7RL_11 11
|
|
TOP7RL.TOP7RL_10 10
|
|
TOP7RL.TOP7RL_9 9
|
|
TOP7RL.TOP7RL_8 8
|
|
TOP7RL.TOP7RL_7 7
|
|
TOP7RL.TOP7RL_6 6
|
|
TOP7RL.TOP7RL_5 5
|
|
TOP7RL.TOP7RL_4 4
|
|
TOP7RL.TOP7RL_3 3
|
|
TOP7RL.TOP7RL_2 2
|
|
TOP7RL.TOP7RL_1 1
|
|
TOP7RL.TOP7RL_0 0
|
|
RESERVED008002B4 0x008002B4 RESERVED
|
|
RESERVED008002B5 0x008002B5 RESERVED
|
|
TOP7CC 0x008002B6 TOP7 Correction Register
|
|
TOP7CC.TOP7CC_15 15
|
|
TOP7CC.TOP7CC_14 14
|
|
TOP7CC.TOP7CC_13 13
|
|
TOP7CC.TOP7CC_12 12
|
|
TOP7CC.TOP7CC_11 11
|
|
TOP7CC.TOP7CC_10 10
|
|
TOP7CC.TOP7CC_9 9
|
|
TOP7CC.TOP7CC_8 8
|
|
TOP7CC.TOP7CC_7 7
|
|
TOP7CC.TOP7CC_6 6
|
|
TOP7CC.TOP7CC_5 5
|
|
TOP7CC.TOP7CC_4 4
|
|
TOP7CC.TOP7CC_3 3
|
|
TOP7CC.TOP7CC_2 2
|
|
TOP7CC.TOP7CC_1 1
|
|
TOP7CC.TOP7CC_0 0
|
|
RESERVED008002B8 0x008002B8 RESERVED
|
|
RESERVED008002B9 0x008002B9 RESERVED
|
|
RESERVED008002BA 0x008002BA RESERVED
|
|
RESERVED008002BB 0x008002BB RESERVED
|
|
RESERVED008002BC 0x008002BC RESERVED
|
|
RESERVED008002BD 0x008002BD RESERVED
|
|
RESERVED008002BE 0x008002BE RESERVED
|
|
RESERVED008002BF 0x008002BF RESERVED
|
|
TOP8CT 0x008002C0 TOP8 Counter
|
|
TOP8CT.TOP8CT_15 15
|
|
TOP8CT.TOP8CT_14 14
|
|
TOP8CT.TOP8CT_13 13
|
|
TOP8CT.TOP8CT_12 12
|
|
TOP8CT.TOP8CT_11 11
|
|
TOP8CT.TOP8CT_10 10
|
|
TOP8CT.TOP8CT_9 9
|
|
TOP8CT.TOP8CT_8 8
|
|
TOP8CT.TOP8CT_7 7
|
|
TOP8CT.TOP8CT_6 6
|
|
TOP8CT.TOP8CT_5 5
|
|
TOP8CT.TOP8CT_4 4
|
|
TOP8CT.TOP8CT_3 3
|
|
TOP8CT.TOP8CT_2 2
|
|
TOP8CT.TOP8CT_1 1
|
|
TOP8CT.TOP8CT_0 0
|
|
TOP8RL 0x008002C2 TOP8 Reload Register
|
|
TOP8RL.TOP8RL_15 15
|
|
TOP8RL.TOP8RL_14 14
|
|
TOP8RL.TOP8RL_13 13
|
|
TOP8RL.TOP8RL_12 12
|
|
TOP8RL.TOP8RL_11 11
|
|
TOP8RL.TOP8RL_10 10
|
|
TOP8RL.TOP8RL_9 9
|
|
TOP8RL.TOP8RL_8 8
|
|
TOP8RL.TOP8RL_7 7
|
|
TOP8RL.TOP8RL_6 6
|
|
TOP8RL.TOP8RL_5 5
|
|
TOP8RL.TOP8RL_4 4
|
|
TOP8RL.TOP8RL_3 3
|
|
TOP8RL.TOP8RL_2 2
|
|
TOP8RL.TOP8RL_1 1
|
|
TOP8RL.TOP8RL_0 0
|
|
RESERVED008002C4 0x008002C4 RESERVED
|
|
RESERVED008002C5 0x008002C5 RESERVED
|
|
TOP8CC 0x008002C6 TOP8 Correction Register
|
|
TOP8CC.TOP8CC_15 15
|
|
TOP8CC.TOP8CC_14 14
|
|
TOP8CC.TOP8CC_13 13
|
|
TOP8CC.TOP8CC_12 12
|
|
TOP8CC.TOP8CC_11 11
|
|
TOP8CC.TOP8CC_10 10
|
|
TOP8CC.TOP8CC_9 9
|
|
TOP8CC.TOP8CC_8 8
|
|
TOP8CC.TOP8CC_7 7
|
|
TOP8CC.TOP8CC_6 6
|
|
TOP8CC.TOP8CC_5 5
|
|
TOP8CC.TOP8CC_4 4
|
|
TOP8CC.TOP8CC_3 3
|
|
TOP8CC.TOP8CC_2 2
|
|
TOP8CC.TOP8CC_1 1
|
|
TOP8CC.TOP8CC_0 0
|
|
RESERVED008002C8 0x008002C8 RESERVED
|
|
RESERVED008002C9 0x008002C9 RESERVED
|
|
RESERVED008002CA 0x008002CA RESERVED
|
|
RESERVED008002CB 0x008002CB RESERVED
|
|
RESERVED008002CC 0x008002CC RESERVED
|
|
RESERVED008002CD 0x008002CD RESERVED
|
|
RESERVED008002CE 0x008002CE RESERVED
|
|
RESERVED008002CF 0x008002CF RESERVED
|
|
TOP9CT 0x008002D0 TOP9 Counter
|
|
TOP9CT.TOP9CT_15 15
|
|
TOP9CT.TOP9CT_14 14
|
|
TOP9CT.TOP9CT_13 13
|
|
TOP9CT.TOP9CT_12 12
|
|
TOP9CT.TOP9CT_11 11
|
|
TOP9CT.TOP9CT_10 10
|
|
TOP9CT.TOP9CT_9 9
|
|
TOP9CT.TOP9CT_8 8
|
|
TOP9CT.TOP9CT_7 7
|
|
TOP9CT.TOP9CT_6 6
|
|
TOP9CT.TOP9CT_5 5
|
|
TOP9CT.TOP9CT_4 4
|
|
TOP9CT.TOP9CT_3 3
|
|
TOP9CT.TOP9CT_2 2
|
|
TOP9CT.TOP9CT_1 1
|
|
TOP9CT.TOP9CT_0 0
|
|
TOP9RL 0x008002D2 TOP9 Reload Register
|
|
TOP9RL.TOP9RL_15 15
|
|
TOP9RL.TOP9RL_14 14
|
|
TOP9RL.TOP9RL_13 13
|
|
TOP9RL.TOP9RL_12 12
|
|
TOP9RL.TOP9RL_11 11
|
|
TOP9RL.TOP9RL_10 10
|
|
TOP9RL.TOP9RL_9 9
|
|
TOP9RL.TOP9RL_8 8
|
|
TOP9RL.TOP9RL_7 7
|
|
TOP9RL.TOP9RL_6 6
|
|
TOP9RL.TOP9RL_5 5
|
|
TOP9RL.TOP9RL_4 4
|
|
TOP9RL.TOP9RL_3 3
|
|
TOP9RL.TOP9RL_2 2
|
|
TOP9RL.TOP9RL_1 1
|
|
TOP9RL.TOP9RL_0 0
|
|
RESERVED008002D4 0x008002D4 RESERVED
|
|
RESERVED008002D5 0x008002D5 RESERVED
|
|
TOP9CC 0x008002D6 TOP9 Correction Register
|
|
TOP9CC.TOP9CC_15 15
|
|
TOP9CC.TOP9CC_14 14
|
|
TOP9CC.TOP9CC_13 13
|
|
TOP9CC.TOP9CC_12 12
|
|
TOP9CC.TOP9CC_11 11
|
|
TOP9CC.TOP9CC_10 10
|
|
TOP9CC.TOP9CC_9 9
|
|
TOP9CC.TOP9CC_8 8
|
|
TOP9CC.TOP9CC_7 7
|
|
TOP9CC.TOP9CC_6 6
|
|
TOP9CC.TOP9CC_5 5
|
|
TOP9CC.TOP9CC_4 4
|
|
TOP9CC.TOP9CC_3 3
|
|
TOP9CC.TOP9CC_2 2
|
|
TOP9CC.TOP9CC_1 1
|
|
TOP9CC.TOP9CC_0 0
|
|
RESERVED008002D8 0x008002D8 RESERVED
|
|
RESERVED008002D9 0x008002D9 RESERVED
|
|
RESERVED008002DA 0x008002DA RESERVED
|
|
RESERVED008002DB 0x008002DB RESERVED
|
|
RESERVED008002DC 0x008002DC RESERVED
|
|
RESERVED008002DD 0x008002DD RESERVED
|
|
RESERVED008002DE 0x008002DE RESERVED
|
|
RESERVED008002DF 0x008002DF RESERVED
|
|
TOP10CT 0x008002E0 TOP10 Counter
|
|
TOP10CT.TOP10CT_15 15
|
|
TOP10CT.TOP10CT_14 14
|
|
TOP10CT.TOP10CT_13 13
|
|
TOP10CT.TOP10CT_12 12
|
|
TOP10CT.TOP10CT_11 11
|
|
TOP10CT.TOP10CT_10 10
|
|
TOP10CT.TOP10CT_9 9
|
|
TOP10CT.TOP10CT_8 8
|
|
TOP10CT.TOP10CT_7 7
|
|
TOP10CT.TOP10CT_6 6
|
|
TOP10CT.TOP10CT_5 5
|
|
TOP10CT.TOP10CT_4 4
|
|
TOP10CT.TOP10CT_3 3
|
|
TOP10CT.TOP10CT_2 2
|
|
TOP10CT.TOP10CT_1 1
|
|
TOP10CT.TOP10CT_0 0
|
|
TOP10RL 0x008002E2 TOP10 Reload Register
|
|
TOP10RL.TOP10RL_15 15
|
|
TOP10RL.TOP10RL_14 14
|
|
TOP10RL.TOP10RL_13 13
|
|
TOP10RL.TOP10RL_12 12
|
|
TOP10RL.TOP10RL_11 11
|
|
TOP10RL.TOP10RL_10 10
|
|
TOP10RL.TOP10RL_9 9
|
|
TOP10RL.TOP10RL_8 8
|
|
TOP10RL.TOP10RL_7 7
|
|
TOP10RL.TOP10RL_6 6
|
|
TOP10RL.TOP10RL_5 5
|
|
TOP10RL.TOP10RL_4 4
|
|
TOP10RL.TOP10RL_3 3
|
|
TOP10RL.TOP10RL_2 2
|
|
TOP10RL.TOP10RL_1 1
|
|
TOP10RL.TOP10RL_0 0
|
|
RESERVED008002E4 0x008002E4 RESERVED
|
|
RESERVED008002E5 0x008002E5 RESERVED
|
|
TOP10CC 0x008002E6 TOP10 Correction Register
|
|
TOP10CC.TOP10CC_15 15
|
|
TOP10CC.TOP10CC_14 14
|
|
TOP10CC.TOP10CC_13 13
|
|
TOP10CC.TOP10CC_12 12
|
|
TOP10CC.TOP10CC_11 11
|
|
TOP10CC.TOP10CC_10 10
|
|
TOP10CC.TOP10CC_9 9
|
|
TOP10CC.TOP10CC_8 8
|
|
TOP10CC.TOP10CC_7 7
|
|
TOP10CC.TOP10CC_6 6
|
|
TOP10CC.TOP10CC_5 5
|
|
TOP10CC.TOP10CC_4 4
|
|
TOP10CC.TOP10CC_3 3
|
|
TOP10CC.TOP10CC_2 2
|
|
TOP10CC.TOP10CC_1 1
|
|
TOP10CC.TOP10CC_0 0
|
|
RESERVED008002E8 0x008002E8 RESERVED
|
|
RESERVED008002E9 0x008002E9 RESERVED
|
|
TOP810CR 0x008002EA TOP8-10 Control Register
|
|
TOP810CR.TOP810CKS_15 15 TOP8-10 clock source selection
|
|
TOP810CR.TOP810CKS_14 14 TOP8-10 clock source selection
|
|
TOP810CR.TOP810ENS 11 TOP8-10 enable source selection
|
|
TOP810CR.TOP8M_7 7 TOP8 operation mode selection
|
|
TOP810CR.TOP8M_6 6 TOP8 operation mode selection
|
|
TOP810CR.TOP9M_5 5 TOP9 operation mode selection
|
|
TOP810CR.TOP9M_4 4 TOP9 operation mode selection
|
|
TOP810CR.TOP10M_3 3 TOP10 operation mode selection
|
|
TOP810CR.TOP10M_2 2 TOP10 operation mode selection
|
|
RESERVED008002EC 0x008002EC RESERVED
|
|
RESERVED008002ED 0x008002ED RESERVED
|
|
RESERVED008002F0 0x008002F0 RESERVED
|
|
RESERVED008002F1 0x008002F1 RESERVED
|
|
RESERVED008002F2 0x008002F2 RESERVED
|
|
RESERVED008002F3 0x008002F3 RESERVED
|
|
RESERVED008002F4 0x008002F4 RESERVED
|
|
RESERVED008002F5 0x008002F5 RESERVED
|
|
RESERVED008002F6 0x008002F6 RESERVED
|
|
RESERVED008002F7 0x008002F7 RESERVED
|
|
RESERVED008002F8 0x008002F8 RESERVED
|
|
RESERVED008002F9 0x008002F9 RESERVED
|
|
TOPEEN 0x008002FA TOP0-10 External Enable Register
|
|
TOPEEN.TOP0EEN 15 TOP0 external enable permit
|
|
TOPEEN.TOP1EEN 14 TOP1 external enable permit
|
|
TOPEEN.TOP2EEN 13 TOP2 external enable permit
|
|
TOPEEN.TOP3EEN 12 TOP3 external enable permit
|
|
TOPEEN.TOP4EEN 11 TOP4 external enable permit
|
|
TOPEEN.TOP5EEN 10 TOP5 external enable permit
|
|
TOPEEN.TOP6EEN 9 TOP6 external enable permit
|
|
TOPEEN.TOP7EEN 8 TOP7 external enable permit
|
|
TOPEEN.TOP8EEN 7 TOP8 external enable permit
|
|
TOPEEN.TOP9EEN 6 TOP9 external enable permit
|
|
TOPEEN.TOP10EEN 5 TOP10 external enable permit
|
|
TOPPRO 0x008002FC TOP0-10 Enable Protect Register
|
|
TOPPRO.TOP0PRO 15 TOP0 enable protect
|
|
TOPPRO.TOP1PRO 14 TOP1 enable protect
|
|
TOPPRO.TOP2PRO 13 TOP2 enable protect
|
|
TOPPRO.TOP3PRO 12 TOP3 enable protect
|
|
TOPPRO.TOP4PRO 11 TOP4 enable protect
|
|
TOPPRO.TOP5PRO 10 TOP5 enable protect
|
|
TOPPRO.TOP6PRO 9 TOP6 enable protect
|
|
TOPPRO.TOP7PRO 8 TOP7 enable protect
|
|
TOPPRO.TOP8PRO 7 TOP8 enable protect
|
|
TOPPRO.TOP9PRO 6 TOP9 enable protect
|
|
TOPPRO.TOP10PRO 5 TO10P enable protect
|
|
TOPCEN 0x008002FE TOP0-10 Count Enable Register
|
|
TOPCEN.TOP0CEN 15 TOP0 count enable
|
|
TOPCEN.TOP1CEN 14 TOP1 count enable
|
|
TOPCEN.TOP2CEN 13 TOP2 count enable
|
|
TOPCEN.TOP3CEN 12 TOP3 count enable
|
|
TOPCEN.TOP4CEN 11 TOP4 count enable
|
|
TOPCEN.TOP5CEN 10 TOP5 count enable
|
|
TOPCEN.TOP6CEN 9 TOP6 count enable
|
|
TOPCEN.TOP7CEN 8 TOP7 count enable
|
|
TOPCEN.TOP8CEN 7 TOP8 count enable
|
|
TOPCEN.TOP9CEN 6 TOP9 count enable
|
|
TOPCEN.TOP10CEN 5 TOP10 count enable
|
|
TIO0CT 0x00800300 TIO0 Counter
|
|
TIO0CT.TIO0CT_15 15
|
|
TIO0CT.TIO0CT_14 14
|
|
TIO0CT.TIO0CT_13 13
|
|
TIO0CT.TIO0CT_12 12
|
|
TIO0CT.TIO0CT_11 11
|
|
TIO0CT.TIO0CT_10 10
|
|
TIO0CT.TIO0CT_9 9
|
|
TIO0CT.TIO0CT_8 8
|
|
TIO0CT.TIO0CT_7 7
|
|
TIO0CT.TIO0CT_6 6
|
|
TIO0CT.TIO0CT_5 5
|
|
TIO0CT.TIO0CT_4 4
|
|
TIO0CT.TIO0CT_3 3
|
|
TIO0CT.TIO0CT_2 2
|
|
TIO0CT.TIO0CT_1 1
|
|
TIO0CT.TIO0CT_0 0
|
|
RESERVED00800302 0x00800302 RESERVED
|
|
RESERVED00800303 0x00800303 RESERVED
|
|
TIO0RL1 0x00800304 TIO0 Reload Register
|
|
TIO0RL1.TIO0RL1_15 15
|
|
TIO0RL1.TIO0RL1_14 14
|
|
TIO0RL1.TIO0RL1_13 13
|
|
TIO0RL1.TIO0RL1_12 12
|
|
TIO0RL1.TIO0RL1_11 11
|
|
TIO0RL1.TIO0RL1_10 10
|
|
TIO0RL1.TIO0RL1_9 9
|
|
TIO0RL1.TIO0RL1_8 8
|
|
TIO0RL1.TIO0RL1_7 7
|
|
TIO0RL1.TIO0RL1_6 6
|
|
TIO0RL1.TIO0RL1_5 5
|
|
TIO0RL1.TIO0RL1_4 4
|
|
TIO0RL1.TIO0RL1_3 3
|
|
TIO0RL1.TIO0RL1_2 2
|
|
TIO0RL1.TIO0RL1_1 1
|
|
TIO0RL1.TIO0RL1_0 0
|
|
TIO0RL0 0x00800306 TIO0 Reload 0/Measure Register
|
|
TIO0RL0.TIO0RL0_15 15
|
|
TIO0RL0.TIO0RL0_14 14
|
|
TIO0RL0.TIO0RL0_13 13
|
|
TIO0RL0.TIO0RL0_12 12
|
|
TIO0RL0.TIO0RL0_11 11
|
|
TIO0RL0.TIO0RL0_10 10
|
|
TIO0RL0.TIO0RL0_9 9
|
|
TIO0RL0.TIO0RL0_8 8
|
|
TIO0RL0.TIO0RL0_7 7
|
|
TIO0RL0.TIO0RL0_6 6
|
|
TIO0RL0.TIO0RL0_5 5
|
|
TIO0RL0.TIO0RL0_4 4
|
|
TIO0RL0.TIO0RL0_3 3
|
|
TIO0RL0.TIO0RL0_2 2
|
|
TIO0RL0.TIO0RL0_1 1
|
|
TIO0RL0.TIO0RL0_0 0
|
|
RESERVED00800308 0x00800308 RESERVED
|
|
RESERVED00800309 0x00800309 RESERVED
|
|
RESERVED0080030A 0x0080030A RESERVED
|
|
RESERVED0080030B 0x0080030B RESERVED
|
|
RESERVED0080030C 0x0080030C RESERVED
|
|
RESERVED0080030D 0x0080030D RESERVED
|
|
RESERVED0080030E 0x0080030E RESERVED
|
|
RESERVED0080030F 0x0080030F RESERVED
|
|
TIO1CT 0x00800310 TIO1 Counter
|
|
TIO1CT.TIO1CT_15 15
|
|
TIO1CT.TIO1CT_14 14
|
|
TIO1CT.TIO1CT_13 13
|
|
TIO1CT.TIO1CT_12 12
|
|
TIO1CT.TIO1CT_11 11
|
|
TIO1CT.TIO1CT_10 10
|
|
TIO1CT.TIO1CT_9 9
|
|
TIO1CT.TIO1CT_8 8
|
|
TIO1CT.TIO1CT_7 7
|
|
TIO1CT.TIO1CT_6 6
|
|
TIO1CT.TIO1CT_5 5
|
|
TIO1CT.TIO1CT_4 4
|
|
TIO1CT.TIO1CT_3 3
|
|
TIO1CT.TIO1CT_2 2
|
|
TIO1CT.TIO1CT_1 1
|
|
TIO1CT.TIO1CT_0 0
|
|
RESERVED00800312 0x00800312 RESERVED
|
|
RESERVED00800313 0x00800313 RESERVED
|
|
TIO1RL1 0x00800314 TIO1 Reload Register
|
|
TIO1RL1.TIO1RL1_15 15
|
|
TIO1RL1.TIO1RL1_14 14
|
|
TIO1RL1.TIO1RL1_13 13
|
|
TIO1RL1.TIO1RL1_12 12
|
|
TIO1RL1.TIO1RL1_11 11
|
|
TIO1RL1.TIO1RL1_10 10
|
|
TIO1RL1.TIO1RL1_9 9
|
|
TIO1RL1.TIO1RL1_8 8
|
|
TIO1RL1.TIO1RL1_7 7
|
|
TIO1RL1.TIO1RL1_6 6
|
|
TIO1RL1.TIO1RL1_5 5
|
|
TIO1RL1.TIO1RL1_4 4
|
|
TIO1RL1.TIO1RL1_3 3
|
|
TIO1RL1.TIO1RL1_2 2
|
|
TIO1RL1.TIO1RL1_1 1
|
|
TIO1RL1.TIO1RL1_0 0
|
|
TIO1RL0 0x00800316 TIO1 Reload 0/Measure Register
|
|
TIO1RL0.TIO1RL0_15 15
|
|
TIO1RL0.TIO1RL0_14 14
|
|
TIO1RL0.TIO1RL0_13 13
|
|
TIO1RL0.TIO1RL0_12 12
|
|
TIO1RL0.TIO1RL0_11 11
|
|
TIO1RL0.TIO1RL0_10 10
|
|
TIO1RL0.TIO1RL0_9 9
|
|
TIO1RL0.TIO1RL0_8 8
|
|
TIO1RL0.TIO1RL0_7 7
|
|
TIO1RL0.TIO1RL0_6 6
|
|
TIO1RL0.TIO1RL0_5 5
|
|
TIO1RL0.TIO1RL0_4 4
|
|
TIO1RL0.TIO1RL0_3 3
|
|
TIO1RL0.TIO1RL0_2 2
|
|
TIO1RL0.TIO1RL0_1 1
|
|
TIO1RL0.TIO1RL0_0 0
|
|
RESERVED00800318 0x00800318 RESERVED
|
|
RESERVED00800319 0x00800319 RESERVED
|
|
TIO03CR0 0x0080031A TIO0-3 Control Register 0
|
|
TIO03CR0.TIO0M_15 15 TIO0 operation mode selection
|
|
TIO03CR0.TIO0M_14 14 TIO0 operation mode selection
|
|
TIO03CR0.TIO0M_13 13 TIO0 operation mode selection
|
|
TIO03CR0.TIO0ENS 12 TIO0 enable/ measure input source selection
|
|
TIO03CR0.TIO1M_11 11 TIO1 operation mode selection
|
|
TIO03CR0.TIO1M_10 10 TIO1 operation mode selection
|
|
TIO03CR0.TIO1M_9 9 TIO1 operation mode selection
|
|
TIO03CR0.TIO1ENS 8 TIO1 enable/ measure input source selection
|
|
TIO03CR0.TIO2M_7 7 TIO2 operation mode selection
|
|
TIO03CR0.TIO2M_6 6 TIO2 operation mode selection
|
|
TIO03CR0.TIO2M_5 5 TIO2 operation mode selection
|
|
TIO03CR0.TIO2ENS 4 TIO2 enable/ measure input source selection
|
|
TIO03CR0.TIO3M_3 3 TIO3 operation mode selection
|
|
TIO03CR0.TIO3M_2 2 TIO3 operation mode selection
|
|
TIO03CR0.TIO3M_1 1 TIO3 operation mode selection
|
|
TIO03CR0.TIO3EEN 0 TIO3 enable/ measure input source selection
|
|
RESERVED0080031B 0x0080031B RESERVED
|
|
RESERVED0080031C 0x0080031C RESERVED
|
|
TIO03CR1 0x0080031D TIO0-3 Control Register 1
|
|
TIO03CR1.TIO03CKS_15 15 TIO0-3 clock source selection
|
|
TIO03CR1.TIO03CKS_14 14 TIO0-3 clock source selection
|
|
RESERVED0080031E 0x0080031E RESERVED
|
|
RESERVED0080031F 0x0080031F RESERVED
|
|
TIO2CT 0x00800320 TIO2 Counter
|
|
TIO2CT.TIO2CT_15 15
|
|
TIO2CT.TIO2CT_14 14
|
|
TIO2CT.TIO2CT_13 13
|
|
TIO2CT.TIO2CT_12 12
|
|
TIO2CT.TIO2CT_11 11
|
|
TIO2CT.TIO2CT_10 10
|
|
TIO2CT.TIO2CT_9 9
|
|
TIO2CT.TIO2CT_8 8
|
|
TIO2CT.TIO2CT_7 7
|
|
TIO2CT.TIO2CT_6 6
|
|
TIO2CT.TIO2CT_5 5
|
|
TIO2CT.TIO2CT_4 4
|
|
TIO2CT.TIO2CT_3 3
|
|
TIO2CT.TIO2CT_2 2
|
|
TIO2CT.TIO2CT_1 1
|
|
TIO2CT.TIO2CT_0 0
|
|
RESERVED00800322 0x00800322 RESERVED
|
|
RESERVED00800323 0x00800323 RESERVED
|
|
TIO2RL1 0x00800324 TIO2 Reload 1 Register
|
|
TIO2RL1.TIO2RL1_15 15
|
|
TIO2RL1.TIO2RL1_14 14
|
|
TIO2RL1.TIO2RL1_13 13
|
|
TIO2RL1.TIO2RL1_12 12
|
|
TIO2RL1.TIO2RL1_11 11
|
|
TIO2RL1.TIO2RL1_10 10
|
|
TIO2RL1.TIO2RL1_9 9
|
|
TIO2RL1.TIO2RL1_8 8
|
|
TIO2RL1.TIO2RL1_7 7
|
|
TIO2RL1.TIO2RL1_6 6
|
|
TIO2RL1.TIO2RL1_5 5
|
|
TIO2RL1.TIO2RL1_4 4
|
|
TIO2RL1.TIO2RL1_3 3
|
|
TIO2RL1.TIO2RL1_2 2
|
|
TIO2RL1.TIO2RL1_1 1
|
|
TIO2RL1.TIO2RL1_0 0
|
|
TIO2RL0 0x00800326 TIO2 Reload 0/Measure Register
|
|
TIO2RL0.TIO2RL0_15 15
|
|
TIO2RL0.TIO2RL0_14 14
|
|
TIO2RL0.TIO2RL0_13 13
|
|
TIO2RL0.TIO2RL0_12 12
|
|
TIO2RL0.TIO2RL0_11 11
|
|
TIO2RL0.TIO2RL0_10 10
|
|
TIO2RL0.TIO2RL0_9 9
|
|
TIO2RL0.TIO2RL0_8 8
|
|
TIO2RL0.TIO2RL0_7 7
|
|
TIO2RL0.TIO2RL0_6 6
|
|
TIO2RL0.TIO2RL0_5 5
|
|
TIO2RL0.TIO2RL0_4 4
|
|
TIO2RL0.TIO2RL0_3 3
|
|
TIO2RL0.TIO2RL0_2 2
|
|
TIO2RL0.TIO2RL0_1 1
|
|
TIO2RL0.TIO2RL0_0 0
|
|
RESERVED00800328 0x00800328 RESERVED
|
|
RESERVED00800329 0x00800329 RESERVED
|
|
RESERVED0080032A 0x0080032A RESERVED
|
|
RESERVED0080032B 0x0080032B RESERVED
|
|
RESERVED0080032C 0x0080032C RESERVED
|
|
RESERVED0080032D 0x0080032D RESERVED
|
|
RESERVED0080032E 0x0080032E RESERVED
|
|
RESERVED0080032F 0x0080032F RESERVED
|
|
TIO3CT 0x00800330 TIO3 Counter
|
|
TIO3CT.TIO3CT_15 15
|
|
TIO3CT.TIO3CT_14 14
|
|
TIO3CT.TIO3CT_13 13
|
|
TIO3CT.TIO3CT_12 12
|
|
TIO3CT.TIO3CT_11 11
|
|
TIO3CT.TIO3CT_10 10
|
|
TIO3CT.TIO3CT_9 9
|
|
TIO3CT.TIO3CT_8 8
|
|
TIO3CT.TIO3CT_7 7
|
|
TIO3CT.TIO3CT_6 6
|
|
TIO3CT.TIO3CT_5 5
|
|
TIO3CT.TIO3CT_4 4
|
|
TIO3CT.TIO3CT_3 3
|
|
TIO3CT.TIO3CT_2 2
|
|
TIO3CT.TIO3CT_1 1
|
|
TIO3CT.TIO3CT_0 0
|
|
RESERVED00800332 0x00800332 RESERVED
|
|
RESERVED00800333 0x00800333 RESERVED
|
|
TIO3RL1 0x00800334 TIO3 Reload 1 Register
|
|
TIO3RL1.TIO3RL1_15 15
|
|
TIO3RL1.TIO3RL1_14 14
|
|
TIO3RL1.TIO3RL1_13 13
|
|
TIO3RL1.TIO3RL1_12 12
|
|
TIO3RL1.TIO3RL1_11 11
|
|
TIO3RL1.TIO3RL1_10 10
|
|
TIO3RL1.TIO3RL1_9 9
|
|
TIO3RL1.TIO3RL1_8 8
|
|
TIO3RL1.TIO3RL1_7 7
|
|
TIO3RL1.TIO3RL1_6 6
|
|
TIO3RL1.TIO3RL1_5 5
|
|
TIO3RL1.TIO3RL1_4 4
|
|
TIO3RL1.TIO3RL1_3 3
|
|
TIO3RL1.TIO3RL1_2 2
|
|
TIO3RL1.TIO3RL1_1 1
|
|
TIO3RL1.TIO3RL1_0 0
|
|
TIO3RL0 0x00800336 TIO3 Reload 0/Measure Register
|
|
TIO3RL0.TIO3RL0_15 15
|
|
TIO3RL0.TIO3RL0_14 14
|
|
TIO3RL0.TIO3RL0_13 13
|
|
TIO3RL0.TIO3RL0_12 12
|
|
TIO3RL0.TIO3RL0_11 11
|
|
TIO3RL0.TIO3RL0_10 10
|
|
TIO3RL0.TIO3RL0_9 9
|
|
TIO3RL0.TIO3RL0_8 8
|
|
TIO3RL0.TIO3RL0_7 7
|
|
TIO3RL0.TIO3RL0_6 6
|
|
TIO3RL0.TIO3RL0_5 5
|
|
TIO3RL0.TIO3RL0_4 4
|
|
TIO3RL0.TIO3RL0_3 3
|
|
TIO3RL0.TIO3RL0_2 2
|
|
TIO3RL0.TIO3RL0_1 1
|
|
TIO3RL0.TIO3RL0_0 0
|
|
RESERVED00800338 0x00800338 RESERVED
|
|
RESERVED00800339 0x00800339 RESERVED
|
|
RESERVED0080033A 0x0080033A RESERVED
|
|
RESERVED0080033B 0x0080033B RESERVED
|
|
RESERVED0080033C 0x0080033C RESERVED
|
|
RESERVED0080033D 0x0080033D RESERVED
|
|
RESERVED0080033E 0x0080033E RESERVED
|
|
RESERVED0080033F 0x0080033F RESERVED
|
|
TIO4CT 0x00800340 TIO4 Counter
|
|
TIO4CT.TIO4CT_15 15
|
|
TIO4CT.TIO4CT_14 14
|
|
TIO4CT.TIO4CT_13 13
|
|
TIO4CT.TIO4CT_12 12
|
|
TIO4CT.TIO4CT_11 11
|
|
TIO4CT.TIO4CT_10 10
|
|
TIO4CT.TIO4CT_9 9
|
|
TIO4CT.TIO4CT_8 8
|
|
TIO4CT.TIO4CT_7 7
|
|
TIO4CT.TIO4CT_6 6
|
|
TIO4CT.TIO4CT_5 5
|
|
TIO4CT.TIO4CT_4 4
|
|
TIO4CT.TIO4CT_3 3
|
|
TIO4CT.TIO4CT_2 2
|
|
TIO4CT.TIO4CT_1 1
|
|
TIO4CT.TIO4CT_0 0
|
|
RESERVED00800342 0x00800342 RESERVED
|
|
RESERVED00800343 0x00800343 RESERVED
|
|
TIO4RL1 0x00800344 TIO4 Reload 1 Register
|
|
TIO4RL1.TIO4RL1_15 15
|
|
TIO4RL1.TIO4RL1_14 14
|
|
TIO4RL1.TIO4RL1_13 13
|
|
TIO4RL1.TIO4RL1_12 12
|
|
TIO4RL1.TIO4RL1_11 11
|
|
TIO4RL1.TIO4RL1_10 10
|
|
TIO4RL1.TIO4RL1_9 9
|
|
TIO4RL1.TIO4RL1_8 8
|
|
TIO4RL1.TIO4RL1_7 7
|
|
TIO4RL1.TIO4RL1_6 6
|
|
TIO4RL1.TIO4RL1_5 5
|
|
TIO4RL1.TIO4RL1_4 4
|
|
TIO4RL1.TIO4RL1_3 3
|
|
TIO4RL1.TIO4RL1_2 2
|
|
TIO4RL1.TIO4RL1_1 1
|
|
TIO4RL1.TIO4RL1_0 0
|
|
TIO4RL0 0x00800346 TIO4 Reload 0/Measure Register
|
|
TIO4RL0.TIO4RL0_15 15
|
|
TIO4RL0.TIO4RL0_14 14
|
|
TIO4RL0.TIO4RL0_13 13
|
|
TIO4RL0.TIO4RL0_12 12
|
|
TIO4RL0.TIO4RL0_11 11
|
|
TIO4RL0.TIO4RL0_10 10
|
|
TIO4RL0.TIO4RL0_9 9
|
|
TIO4RL0.TIO4RL0_8 8
|
|
TIO4RL0.TIO4RL0_7 7
|
|
TIO4RL0.TIO4RL0_6 6
|
|
TIO4RL0.TIO4RL0_5 5
|
|
TIO4RL0.TIO4RL0_4 4
|
|
TIO4RL0.TIO4RL0_3 3
|
|
TIO4RL0.TIO4RL0_2 2
|
|
TIO4RL0.TIO4RL0_1 1
|
|
TIO4RL0.TIO4RL0_0 0
|
|
RESERVED00800348 0x00800348 RESERVED
|
|
RESERVED00800349 0x00800349 RESERVED
|
|
TIO4CR 0x0080034A TIO4 Control Register
|
|
TIO4CR.TIO4M_7 7 TIO4 operation mode selection
|
|
TIO4CR.TIO4M_6 6 TIO4 operation mode selection
|
|
TIO4CR.TIO4M_5 5 TIO4 operation mode selection
|
|
TIO4CR.TIO34ENS_4 4 TIO3,4 enable/measure input source selection
|
|
TIO4CR.TIO34ENS_3 3 TIO3,4 enable/measure input source selection
|
|
TIO4CR.TIO4EEN 2 TIO4 external input enable
|
|
TIO4CR.TIO4CKS_1 1 TIO4 clock source selection
|
|
TIO4CR.TIO4CKS_0 0 TIO4 clock source selection
|
|
TIO5CR 0x0080034B TIO5 Control Register
|
|
TIO5CR.TIO5M_15 15 TIO5 operation mode selection
|
|
TIO5CR.TIO5M_14 14 TIO5 operation mode selection
|
|
TIO5CR.TIO5M_13 13 TIO5 operation mode selection
|
|
TIO5CR.TIO5ENS_12 12 TIO5 enable/measure input source selection
|
|
TIO5CR.TIO5ENS_11 11 TIO5 enable/measure input source selection
|
|
TIO5CR.TIO5CKS_10 10 TIO5 clock source selection
|
|
TIO5CR.TIO5CKS_9 9 TIO5 clock source selection
|
|
TIO5CR.TIO5CKS_8 8 TIO5 clock source selection
|
|
RESERVED0080034C 0x0080034C RESERVED
|
|
RESERVED0080034D 0x0080034D RESERVED
|
|
RESERVED0080034E 0x0080034E RESERVED
|
|
RESERVED0080034F 0x0080034F RESERVED
|
|
TIO5CT 0x00800350 TIO5 Counter
|
|
TIO5CT.TIO5CT_15 15
|
|
TIO5CT.TIO5CT_14 14
|
|
TIO5CT.TIO5CT_13 13
|
|
TIO5CT.TIO5CT_12 12
|
|
TIO5CT.TIO5CT_11 11
|
|
TIO5CT.TIO5CT_10 10
|
|
TIO5CT.TIO5CT_9 9
|
|
TIO5CT.TIO5CT_8 8
|
|
TIO5CT.TIO5CT_7 7
|
|
TIO5CT.TIO5CT_6 6
|
|
TIO5CT.TIO5CT_5 5
|
|
TIO5CT.TIO5CT_4 4
|
|
TIO5CT.TIO5CT_3 3
|
|
TIO5CT.TIO5CT_2 2
|
|
TIO5CT.TIO5CT_1 1
|
|
TIO5CT.TIO5CT_0 0
|
|
RESERVED00800352 0x00800352 RESERVED
|
|
RESERVED00800353 0x00800353 RESERVED
|
|
TIO5RL1 0x00800354 TIO5 Reload 1 Register
|
|
TIO5RL1.TIO5RL1_15 15
|
|
TIO5RL1.TIO5RL1_14 14
|
|
TIO5RL1.TIO5RL1_13 13
|
|
TIO5RL1.TIO5RL1_12 12
|
|
TIO5RL1.TIO5RL1_11 11
|
|
TIO5RL1.TIO5RL1_10 10
|
|
TIO5RL1.TIO5RL1_9 9
|
|
TIO5RL1.TIO5RL1_8 8
|
|
TIO5RL1.TIO5RL1_7 7
|
|
TIO5RL1.TIO5RL1_6 6
|
|
TIO5RL1.TIO5RL1_5 5
|
|
TIO5RL1.TIO5RL1_4 4
|
|
TIO5RL1.TIO5RL1_3 3
|
|
TIO5RL1.TIO5RL1_2 2
|
|
TIO5RL1.TIO5RL1_1 1
|
|
TIO5RL1.TIO5RL1_0 0
|
|
TIO5RL0 0x00800356 TIO5 Reload 0/Measure Register
|
|
TIO5RL0.TIO5RL0_15 15
|
|
TIO5RL0.TIO5RL0_14 14
|
|
TIO5RL0.TIO5RL0_13 13
|
|
TIO5RL0.TIO5RL0_12 12
|
|
TIO5RL0.TIO5RL0_11 11
|
|
TIO5RL0.TIO5RL0_10 10
|
|
TIO5RL0.TIO5RL0_9 9
|
|
TIO5RL0.TIO5RL0_8 8
|
|
TIO5RL0.TIO5RL0_7 7
|
|
TIO5RL0.TIO5RL0_6 6
|
|
TIO5RL0.TIO5RL0_5 5
|
|
TIO5RL0.TIO5RL0_4 4
|
|
TIO5RL0.TIO5RL0_3 3
|
|
TIO5RL0.TIO5RL0_2 2
|
|
TIO5RL0.TIO5RL0_1 1
|
|
TIO5RL0.TIO5RL0_0 0
|
|
RESERVED00800358 0x00800358 RESERVED
|
|
RESERVED00800359 0x00800359 RESERVED
|
|
RESERVED0080035A 0x0080035A RESERVED
|
|
RESERVED0080035B 0x0080035B RESERVED
|
|
RESERVED0080035C 0x0080035C RESERVED
|
|
RESERVED0080035D 0x0080035D RESERVED
|
|
RESERVED0080035E 0x0080035E RESERVED
|
|
RESERVED0080035F 0x0080035F RESERVED
|
|
TIO6CT 0x00800360 TIO6 Counter
|
|
TIO6CT.TIO6CT_15 15
|
|
TIO6CT.TIO6CT_14 14
|
|
TIO6CT.TIO6CT_13 13
|
|
TIO6CT.TIO6CT_12 12
|
|
TIO6CT.TIO6CT_11 11
|
|
TIO6CT.TIO6CT_10 10
|
|
TIO6CT.TIO6CT_9 9
|
|
TIO6CT.TIO6CT_8 8
|
|
TIO6CT.TIO6CT_7 7
|
|
TIO6CT.TIO6CT_6 6
|
|
TIO6CT.TIO6CT_5 5
|
|
TIO6CT.TIO6CT_4 4
|
|
TIO6CT.TIO6CT_3 3
|
|
TIO6CT.TIO6CT_2 2
|
|
TIO6CT.TIO6CT_1 1
|
|
TIO6CT.TIO6CT_0 0
|
|
RESERVED00800362 0x00800362 RESERVED
|
|
RESERVED00800363 0x00800363 RESERVED
|
|
TIO6RL1 0x00800364 TIO6 Reload 1 Register
|
|
TIO6RL1.TIO6RL1_15 15
|
|
TIO6RL1.TIO6RL1_14 14
|
|
TIO6RL1.TIO6RL1_13 13
|
|
TIO6RL1.TIO6RL1_12 12
|
|
TIO6RL1.TIO6RL1_11 11
|
|
TIO6RL1.TIO6RL1_10 10
|
|
TIO6RL1.TIO6RL1_9 9
|
|
TIO6RL1.TIO6RL1_8 8
|
|
TIO6RL1.TIO6RL1_7 7
|
|
TIO6RL1.TIO6RL1_6 6
|
|
TIO6RL1.TIO6RL1_5 5
|
|
TIO6RL1.TIO6RL1_4 4
|
|
TIO6RL1.TIO6RL1_3 3
|
|
TIO6RL1.TIO6RL1_2 2
|
|
TIO6RL1.TIO6RL1_1 1
|
|
TIO6RL1.TIO6RL1_0 0
|
|
TIO6RL0 0x00800366 TIO6 Reload 0/Measure Register
|
|
TIO6RL0.TIO6RL0_15 15
|
|
TIO6RL0.TIO6RL0_14 14
|
|
TIO6RL0.TIO6RL0_13 13
|
|
TIO6RL0.TIO6RL0_12 12
|
|
TIO6RL0.TIO6RL0_11 11
|
|
TIO6RL0.TIO6RL0_10 10
|
|
TIO6RL0.TIO6RL0_9 9
|
|
TIO6RL0.TIO6RL0_8 8
|
|
TIO6RL0.TIO6RL0_7 7
|
|
TIO6RL0.TIO6RL0_6 6
|
|
TIO6RL0.TIO6RL0_5 5
|
|
TIO6RL0.TIO6RL0_4 4
|
|
TIO6RL0.TIO6RL0_3 3
|
|
TIO6RL0.TIO6RL0_2 2
|
|
TIO6RL0.TIO6RL0_1 1
|
|
TIO6RL0.TIO6RL0_0 0
|
|
RESERVED00800368 0x00800368 RESERVED
|
|
RESERVED00800369 0x00800369 RESERVED
|
|
TIO6CR 0x0080036A TIO6 Control Register
|
|
TIO6CR.TIO6M_7 7 TIO6 operation mode selection
|
|
TIO6CR.TIO6M_6 6 TIO6 operation mode selection
|
|
TIO6CR.TIO6M_5 5 TIO6 operation mode selection
|
|
TIO6CR.TIO6ENS_4 4 TIO6 enable/measure input source selection
|
|
TIO6CR.TIO6ENS_3 3 TIO6 enable/measure input source selection
|
|
TIO6CR.TIO6CKS_2 2 TIO6 clock source selection
|
|
TIO6CR.TIO6CKS_1 1 TIO6 clock source selection
|
|
TIO6CR.TIO6CKS_0 0 TIO6 clock source selection
|
|
TIO7CR 0x0080036B TIO7 Control Register
|
|
TIO7CR.TIO7M_15 15 TIO7 operation mode selection
|
|
TIO7CR.TIO7M_14 14 TIO7 operation mode selection
|
|
TIO7CR.TIO7M_13 13 TIO7 operation mode selection
|
|
TIO7CR.TIO7ENS_12 12 TIO7 enable/measure input source selection
|
|
TIO7CR.TIO7ENS_11 11 TIO7 enable/measure input source selection
|
|
TIO7CR.TIO7CKS_10 10 TIO7 clock source selection
|
|
TIO7CR.TIO7CKS_9 9 TIO7 clock source selection
|
|
RESERVED0080036C 0x0080036C RESERVED
|
|
RESERVED0080036D 0x0080036D RESERVED
|
|
RESERVED0080036E 0x0080036E RESERVED
|
|
RESERVED0080036F 0x0080036F RESERVED
|
|
TIO7CT 0x00800370 TIO7 Counter
|
|
TIO7CT.TIO7CT_15 15
|
|
TIO7CT.TIO7CT_14 14
|
|
TIO7CT.TIO7CT_13 13
|
|
TIO7CT.TIO7CT_12 12
|
|
TIO7CT.TIO7CT_11 11
|
|
TIO7CT.TIO7CT_10 10
|
|
TIO7CT.TIO7CT_9 9
|
|
TIO7CT.TIO7CT_8 8
|
|
TIO7CT.TIO7CT_7 7
|
|
TIO7CT.TIO7CT_6 6
|
|
TIO7CT.TIO7CT_5 5
|
|
TIO7CT.TIO7CT_4 4
|
|
TIO7CT.TIO7CT_3 3
|
|
TIO7CT.TIO7CT_2 2
|
|
TIO7CT.TIO7CT_1 1
|
|
TIO7CT.TIO7CT_0 0
|
|
RESERVED00800372 0x00800372 RESERVED
|
|
RESERVED00800373 0x00800373 RESERVED
|
|
TIO7RL1 0x00800374 TIO7 Reload 1 Register
|
|
TIO7RL1.TIO7RL1_15 15
|
|
TIO7RL1.TIO7RL1_14 14
|
|
TIO7RL1.TIO7RL1_13 13
|
|
TIO7RL1.TIO7RL1_12 12
|
|
TIO7RL1.TIO7RL1_11 11
|
|
TIO7RL1.TIO7RL1_10 10
|
|
TIO7RL1.TIO7RL1_9 9
|
|
TIO7RL1.TIO7RL1_8 8
|
|
TIO7RL1.TIO7RL1_7 7
|
|
TIO7RL1.TIO7RL1_6 6
|
|
TIO7RL1.TIO7RL1_5 5
|
|
TIO7RL1.TIO7RL1_4 4
|
|
TIO7RL1.TIO7RL1_3 3
|
|
TIO7RL1.TIO7RL1_2 2
|
|
TIO7RL1.TIO7RL1_1 1
|
|
TIO7RL1.TIO7RL1_0 0
|
|
TIO7RL0 0x00800376 TIO7 Reload 0/Measure Register
|
|
TIO7RL0.TIO7RL0_15 15
|
|
TIO7RL0.TIO7RL0_14 14
|
|
TIO7RL0.TIO7RL0_13 13
|
|
TIO7RL0.TIO7RL0_12 12
|
|
TIO7RL0.TIO7RL0_11 11
|
|
TIO7RL0.TIO7RL0_10 10
|
|
TIO7RL0.TIO7RL0_9 9
|
|
TIO7RL0.TIO7RL0_8 8
|
|
TIO7RL0.TIO7RL0_7 7
|
|
TIO7RL0.TIO7RL0_6 6
|
|
TIO7RL0.TIO7RL0_5 5
|
|
TIO7RL0.TIO7RL0_4 4
|
|
TIO7RL0.TIO7RL0_3 3
|
|
TIO7RL0.TIO7RL0_2 2
|
|
TIO7RL0.TIO7RL0_1 1
|
|
TIO7RL0.TIO7RL0_0 0
|
|
RESERVED00800378 0x00800378 RESERVED
|
|
RESERVED00800379 0x00800379 RESERVED
|
|
RESERVED0080037A 0x0080037A RESERVED
|
|
RESERVED0080037B 0x0080037B RESERVED
|
|
RESERVED0080037C 0x0080037C RESERVED
|
|
RESERVED0080037D 0x0080037D RESERVED
|
|
RESERVED0080037E 0x0080037E RESERVED
|
|
RESERVED0080037F 0x0080037F RESERVED
|
|
TIO8CT 0x00800380 TIO8 Counter
|
|
TIO8CT.TIO8CT_15 15
|
|
TIO8CT.TIO8CT_14 14
|
|
TIO8CT.TIO8CT_13 13
|
|
TIO8CT.TIO8CT_12 12
|
|
TIO8CT.TIO8CT_11 11
|
|
TIO8CT.TIO8CT_10 10
|
|
TIO8CT.TIO8CT_9 9
|
|
TIO8CT.TIO8CT_8 8
|
|
TIO8CT.TIO8CT_7 7
|
|
TIO8CT.TIO8CT_6 6
|
|
TIO8CT.TIO8CT_5 5
|
|
TIO8CT.TIO8CT_4 4
|
|
TIO8CT.TIO8CT_3 3
|
|
TIO8CT.TIO8CT_2 2
|
|
TIO8CT.TIO8CT_1 1
|
|
TIO8CT.TIO8CT_0 0
|
|
RESERVED00800372 0x00800382 RESERVED
|
|
RESERVED00800373 0x00800383 RESERVED
|
|
TIO8RL1 0x00800384 TIO8 Reload 1 Register
|
|
TIO8RL1.TIO8RL1_15 15
|
|
TIO8RL1.TIO8RL1_14 14
|
|
TIO8RL1.TIO8RL1_13 13
|
|
TIO8RL1.TIO8RL1_12 12
|
|
TIO8RL1.TIO8RL1_11 11
|
|
TIO8RL1.TIO8RL1_10 10
|
|
TIO8RL1.TIO8RL1_9 9
|
|
TIO8RL1.TIO8RL1_8 8
|
|
TIO8RL1.TIO8RL1_7 7
|
|
TIO8RL1.TIO8RL1_6 6
|
|
TIO8RL1.TIO8RL1_5 5
|
|
TIO8RL1.TIO8RL1_4 4
|
|
TIO8RL1.TIO8RL1_3 3
|
|
TIO8RL1.TIO8RL1_2 2
|
|
TIO8RL1.TIO8RL1_1 1
|
|
TIO8RL1.TIO8RL1_0 0
|
|
TIO8RL0 0x00800386 TIO8 Reload 0/Measure Register
|
|
TIO8RL0.TIO8RL0_15 15
|
|
TIO8RL0.TIO8RL0_14 14
|
|
TIO8RL0.TIO8RL0_13 13
|
|
TIO8RL0.TIO8RL0_12 12
|
|
TIO8RL0.TIO8RL0_11 11
|
|
TIO8RL0.TIO8RL0_10 10
|
|
TIO8RL0.TIO8RL0_9 9
|
|
TIO8RL0.TIO8RL0_8 8
|
|
TIO8RL0.TIO8RL0_7 7
|
|
TIO8RL0.TIO8RL0_6 6
|
|
TIO8RL0.TIO8RL0_5 5
|
|
TIO8RL0.TIO8RL0_4 4
|
|
TIO8RL0.TIO8RL0_3 3
|
|
TIO8RL0.TIO8RL0_2 2
|
|
TIO8RL0.TIO8RL0_1 1
|
|
TIO8RL0.TIO8RL0_0 0
|
|
RESERVED00800378 0x00800388 RESERVED
|
|
RESERVED00800379 0x00800389 RESERVED
|
|
TIO8CR 0x0080038A TIO8 Control Register
|
|
TIO8CR.TIO8M_7 7 TIO8 operation mode selection
|
|
TIO8CR.TIO8M_6 6 TIO8 operation mode selection
|
|
TIO8CR.TIO8M_5 5 TIO8 operation mode selection
|
|
TIO8CR.TIO8ENS_4 4 TIO8 enable/measure input source selection
|
|
TIO8CR.TIO8ENS_3 3 TIO8 enable/measure input source selection
|
|
TIO8CR.TIO8ENS_2 2 TIO8 enable/measure input source selection
|
|
TIO8CR.TIO8CKS_1 1 TIO8 clock source selection
|
|
TIO8CR.TIO8CKS_0 0 TIO8 clock source selection
|
|
TIO9CR 0x0080038B TIO9 Control Register
|
|
TIO9CR.TIO9M_15 15 TIO9 operation mode selection
|
|
TIO9CR.TIO9M_14 14 TIO9 operation mode selection
|
|
TIO9CR.TIO9M_13 13 TIO9 operation mode selection
|
|
TIO9CR.TIO9ENS_12 12 TIO9 enable/measure input source selection
|
|
TIO9CR.TIO9ENS_11 11 TIO9 enable/measure input source selection
|
|
TIO9CR.TIO9CKS_10 10 TIO9 clock source selection
|
|
TIO9CR.TIO9CKS_9 9 TIO9 clock source selection
|
|
RESERVED0080038C 0x0080038C RESERVED
|
|
RESERVED0080038D 0x0080038D RESERVED
|
|
RESERVED0080038E 0x0080038E RESERVED
|
|
RESERVED0080038F 0x0080038F RESERVED
|
|
TIO9CT 0x00800390 TIO9 Counter
|
|
TIO9CT.TIO9CT_15 15
|
|
TIO9CT.TIO9CT_14 14
|
|
TIO9CT.TIO9CT_13 13
|
|
TIO9CT.TIO9CT_12 12
|
|
TIO9CT.TIO9CT_11 11
|
|
TIO9CT.TIO9CT_10 10
|
|
TIO9CT.TIO9CT_9 9
|
|
TIO9CT.TIO9CT_8 8
|
|
TIO9CT.TIO9CT_7 7
|
|
TIO9CT.TIO9CT_6 6
|
|
TIO9CT.TIO9CT_5 5
|
|
TIO9CT.TIO9CT_4 4
|
|
TIO9CT.TIO9CT_3 3
|
|
TIO9CT.TIO9CT_2 2
|
|
TIO9CT.TIO9CT_1 1
|
|
TIO9CT.TIO9CT_0 0
|
|
RESERVED00800392 0x00800392 RESERVED
|
|
RESERVED00800393 0x00800393 RESERVED
|
|
TIO9RL1 0x00800394 TIO9 Reload 1 Register
|
|
TIO9RL1.TIO9RL1_15 15
|
|
TIO9RL1.TIO9RL1_14 14
|
|
TIO9RL1.TIO9RL1_13 13
|
|
TIO9RL1.TIO9RL1_12 12
|
|
TIO9RL1.TIO9RL1_11 11
|
|
TIO9RL1.TIO9RL1_10 10
|
|
TIO9RL1.TIO9RL1_9 9
|
|
TIO9RL1.TIO9RL1_8 8
|
|
TIO9RL1.TIO9RL1_7 7
|
|
TIO9RL1.TIO9RL1_6 6
|
|
TIO9RL1.TIO9RL1_5 5
|
|
TIO9RL1.TIO9RL1_4 4
|
|
TIO9RL1.TIO9RL1_3 3
|
|
TIO9RL1.TIO9RL1_2 2
|
|
TIO9RL1.TIO9RL1_1 1
|
|
TIO9RL1.TIO9RL1_0 0
|
|
TIO9RL0 0x00800396 TIO9 Reload 0/Measure Register
|
|
TIO9RL0.TIO9RL0_15 15
|
|
TIO9RL0.TIO9RL0_14 14
|
|
TIO9RL0.TIO9RL0_13 13
|
|
TIO9RL0.TIO9RL0_12 12
|
|
TIO9RL0.TIO9RL0_11 11
|
|
TIO9RL0.TIO9RL0_10 10
|
|
TIO9RL0.TIO9RL0_9 9
|
|
TIO9RL0.TIO9RL0_8 8
|
|
TIO9RL0.TIO9RL0_7 7
|
|
TIO9RL0.TIO9RL0_6 6
|
|
TIO9RL0.TIO9RL0_5 5
|
|
TIO9RL0.TIO9RL0_4 4
|
|
TIO9RL0.TIO9RL0_3 3
|
|
TIO9RL0.TIO9RL0_2 2
|
|
TIO9RL0.TIO9RL0_1 1
|
|
TIO9RL0.TIO9RL0_0 0
|
|
RESERVED00800398 0x00800398 RESERVED
|
|
RESERVED00800399 0x00800399 RESERVED
|
|
RESERVED0080039A 0x0080039A RESERVED
|
|
RESERVED0080039B 0x0080039B RESERVED
|
|
RESERVED0080039C 0x0080039C RESERVED
|
|
RESERVED0080039D 0x0080039D RESERVED
|
|
RESERVED0080039E 0x0080039E RESERVED
|
|
RESERVED0080039F 0x0080039F RESERVED
|
|
RESERVED008003A0 0x008003A0 RESERVED
|
|
RESERVED008003A1 0x008003A1 RESERVED
|
|
RESERVED008003A2 0x008003A2 RESERVED
|
|
RESERVED008003A3 0x008003A3 RESERVED
|
|
RESERVED008003A4 0x008003A4 RESERVED
|
|
RESERVED008003A5 0x008003A5 RESERVED
|
|
RESERVED008003A6 0x008003A6 RESERVED
|
|
RESERVED008003A7 0x008003A7 RESERVED
|
|
RESERVED008003A8 0x008003A8 RESERVED
|
|
RESERVED008003A9 0x008003A9 RESERVED
|
|
RESERVED008003AA 0x008003AA RESERVED
|
|
RESERVED008003AB 0x008003AB RESERVED
|
|
RESERVED008003AC 0x008003AC RESERVED
|
|
RESERVED008003AD 0x008003AD RESERVED
|
|
RESERVED008003AE 0x008003AE RESERVED
|
|
RESERVED008003AF 0x008003AF RESERVED
|
|
RESERVED008003B0 0x008003B0 RESERVED
|
|
RESERVED008003B1 0x008003B1 RESERVED
|
|
RESERVED008003B2 0x008003B2 RESERVED
|
|
RESERVED008003B3 0x008003B3 RESERVED
|
|
RESERVED008003B4 0x008003B4 RESERVED
|
|
RESERVED008003B5 0x008003B5 RESERVED
|
|
RESERVED008003B6 0x008003B6 RESERVED
|
|
RESERVED008003B7 0x008003B7 RESERVED
|
|
RESERVED008003B8 0x008003B8 RESERVED
|
|
RESERVED008003B9 0x008003B9 RESERVED
|
|
RESERVED008003BA 0x008003BA RESERVED
|
|
RESERVED008003BB 0x008003BB RESERVED
|
|
TIOPRO 0x008003BC TIO0-9 Enable Protect Register
|
|
TIOPRO.TIO0PRO 15 TIO0 Enable Protect
|
|
TIOPRO.TIO1PRO 14 TIO1 Enable Protect
|
|
TIOPRO.TIO2PRO 13 TIO2 Enable Protect
|
|
TIOPRO.TIO3PRO 12 TIO3 Enable Protect
|
|
TIOPRO.TIO4PRO 11 TIO4 Enable Protect
|
|
TIOPRO.TIO5PRO 10 TIO5 Enable Protect
|
|
TIOPRO.TIO6PRO 9 TIO6 Enable Protect
|
|
TIOPRO.TIO7PRO 8 TIO7 Enable Protect
|
|
TIOPRO.TIO8PRO 7 TIO8 Enable Protect
|
|
TIOPRO.TIO9PRO 6 TIO9 Enable Protect
|
|
TIOCEN 0x008003BE TIO0-9 Count Enable Register
|
|
TIOCEN.TIO0CEN 15 TIO0 count enable
|
|
TIOCEN.TIO1CEN 14 TIO1 count enable
|
|
TIOCEN.TIO2CEN 13 TIO2 count enable
|
|
TIOCEN.TIO3CEN 12 TIO3 count enable
|
|
TIOCEN.TIO4CEN 11 TIO4 count enable
|
|
TIOCEN.TIO5CEN 10 TIO5 count enable
|
|
TIOCEN.TIO6CEN 9 TIO6 count enable
|
|
TIOCEN.TIO7CEN 8 TIO7 count enable
|
|
TIOCEN.TIO8CEN 7 TIO8 count enable
|
|
TIOCEN.TIO9CEN 6 TIO9 count enable
|
|
TMS0CT 0x008003C0 TMS0 Counter
|
|
TMS0CT.TMS0CT_15 15
|
|
TMS0CT.TMS0CT_14 14
|
|
TMS0CT.TMS0CT_13 13
|
|
TMS0CT.TMS0CT_12 12
|
|
TMS0CT.TMS0CT_11 11
|
|
TMS0CT.TMS0CT_10 10
|
|
TMS0CT.TMS0CT_9 9
|
|
TMS0CT.TMS0CT_8 8
|
|
TMS0CT.TMS0CT_7 7
|
|
TMS0CT.TMS0CT_6 6
|
|
TMS0CT.TMS0CT_5 5
|
|
TMS0CT.TMS0CT_4 4
|
|
TMS0CT.TMS0CT_3 3
|
|
TMS0CT.TMS0CT_2 2
|
|
TMS0CT.TMS0CT_1 1
|
|
TMS0CT.TMS0CT_0 0
|
|
TMS0MR3 0x008003C2 TMS0 Measure 3 Register
|
|
TMS0MR3.TMS0MR3_15 15
|
|
TMS0MR3.TMS0MR3_14 14
|
|
TMS0MR3.TMS0MR3_13 13
|
|
TMS0MR3.TMS0MR3_12 12
|
|
TMS0MR3.TMS0MR3_11 11
|
|
TMS0MR3.TMS0MR3_10 10
|
|
TMS0MR3.TMS0MR3_9 9
|
|
TMS0MR3.TMS0MR3_8 8
|
|
TMS0MR3.TMS0MR3_7 7
|
|
TMS0MR3.TMS0MR3_6 6
|
|
TMS0MR3.TMS0MR3_5 5
|
|
TMS0MR3.TMS0MR3_4 4
|
|
TMS0MR3.TMS0MR3_3 3
|
|
TMS0MR3.TMS0MR3_2 2
|
|
TMS0MR3.TMS0MR3_1 1
|
|
TMS0MR3.TMS0MR3_0 0
|
|
TMS0MR2 0x008003C4 TMS0 Measure 2 Register
|
|
TMS0MR2.TMS0MR2_15 15
|
|
TMS0MR2.TMS0MR2_14 14
|
|
TMS0MR2.TMS0MR2_13 13
|
|
TMS0MR2.TMS0MR2_12 12
|
|
TMS0MR2.TMS0MR2_11 11
|
|
TMS0MR2.TMS0MR2_10 10
|
|
TMS0MR2.TMS0MR2_9 9
|
|
TMS0MR2.TMS0MR2_8 8
|
|
TMS0MR2.TMS0MR2_7 7
|
|
TMS0MR2.TMS0MR2_6 6
|
|
TMS0MR2.TMS0MR2_5 5
|
|
TMS0MR2.TMS0MR2_4 4
|
|
TMS0MR2.TMS0MR2_3 3
|
|
TMS0MR2.TMS0MR2_2 2
|
|
TMS0MR2.TMS0MR2_1 1
|
|
TMS0MR2.TMS0MR2_0 0
|
|
TMS0MR1 0x008003C6 TMS0 Measure 1 Register
|
|
TMS0MR1.TMS0MR1_15 15
|
|
TMS0MR1.TMS0MR1_14 14
|
|
TMS0MR1.TMS0MR1_13 13
|
|
TMS0MR1.TMS0MR1_12 12
|
|
TMS0MR1.TMS0MR1_11 11
|
|
TMS0MR1.TMS0MR1_10 10
|
|
TMS0MR1.TMS0MR1_9 9
|
|
TMS0MR1.TMS0MR1_8 8
|
|
TMS0MR1.TMS0MR1_7 7
|
|
TMS0MR1.TMS0MR1_6 6
|
|
TMS0MR1.TMS0MR1_5 5
|
|
TMS0MR1.TMS0MR1_4 4
|
|
TMS0MR1.TMS0MR1_3 3
|
|
TMS0MR1.TMS0MR1_2 2
|
|
TMS0MR1.TMS0MR1_1 1
|
|
TMS0MR1.TMS0MR1_0 0
|
|
TMS0MR0 0x008003C8 TMS0 Measure 0 Register
|
|
TMS0MR0.TMS0MR0_15 15
|
|
TMS0MR0.TMS0MR0_14 14
|
|
TMS0MR0.TMS0MR0_13 13
|
|
TMS0MR0.TMS0MR0_12 12
|
|
TMS0MR0.TMS0MR0_11 11
|
|
TMS0MR0.TMS0MR0_10 10
|
|
TMS0MR0.TMS0MR0_9 9
|
|
TMS0MR0.TMS0MR0_8 8
|
|
TMS0MR0.TMS0MR0_7 7
|
|
TMS0MR0.TMS0MR0_6 6
|
|
TMS0MR0.TMS0MR0_5 5
|
|
TMS0MR0.TMS0MR0_4 4
|
|
TMS0MR0.TMS0MR0_3 3
|
|
TMS0MR0.TMS0MR0_2 2
|
|
TMS0MR0.TMS0MR0_1 1
|
|
TMS0MR0.TMS0MR0_0 0
|
|
TMS0CR 0x008003CA TMS0 Control Register
|
|
TMS0CR.TMS0CEN 7 TMS0 count enable
|
|
TMS0CR.TMS0CKS_5 5 TMS0 clock source selection
|
|
TMS0CR.TMS0CKS_4 4 TMS0 clock source selection
|
|
TMS0CR.TMS0SS3 3 TMS0 measure 3 source selection
|
|
TMS0CR.TMS0SS2 2 TMS0 measure 2 source selection
|
|
TMS0CR.TMS0SS1 1 TMS0 measure 1 source selection
|
|
TMS0CR.TMS0SS0 0 TMS0 measure 0 source selection
|
|
TMS1CR 0x008003CB TMS1 Control Register
|
|
TMS1CR.TMS1CEN 15 TMS1 count enable
|
|
TMS1CR.TMS1CKS 13 TMS1 clock source selection
|
|
TMS1CR.TMS1SS3 11 TMS1 measure 3 source selection
|
|
TMS1CR.TMS1SS2 10 TMS1 measure 2 source selection
|
|
TMS1CR.TMS1SS1 9 TMS1 measure 1 source selection
|
|
TMS1CR.TMS1SS0 8 TMS1 measure 0 source selection
|
|
RESERVED008003CC 0x008003CC RESERVED
|
|
RESERVED008003CD 0x008003CD RESERVED
|
|
RESERVED008003CE 0x008003CE RESERVED
|
|
RESERVED008003CF 0x008003CF RESERVED
|
|
TMS1CT 0x008003D0 TMS1 Counter
|
|
TMS1CT.TMS1CT_15 15
|
|
TMS1CT.TMS1CT_14 14
|
|
TMS1CT.TMS1CT_13 13
|
|
TMS1CT.TMS1CT_12 12
|
|
TMS1CT.TMS1CT_11 11
|
|
TMS1CT.TMS1CT_10 10
|
|
TMS1CT.TMS1CT_9 9
|
|
TMS1CT.TMS1CT_8 8
|
|
TMS1CT.TMS1CT_7 7
|
|
TMS1CT.TMS1CT_6 6
|
|
TMS1CT.TMS1CT_5 5
|
|
TMS1CT.TMS1CT_4 4
|
|
TMS1CT.TMS1CT_3 3
|
|
TMS1CT.TMS1CT_2 2
|
|
TMS1CT.TMS1CT_1 1
|
|
TMS1CT.TMS1CT_0 0
|
|
TMS1MR3 0x008003D2 TMS1 Measure 3 Register
|
|
TMS1MR3.TMS1MR3_15 15
|
|
TMS1MR3.TMS1MR3_14 14
|
|
TMS1MR3.TMS1MR3_13 13
|
|
TMS1MR3.TMS1MR3_12 12
|
|
TMS1MR3.TMS1MR3_11 11
|
|
TMS1MR3.TMS1MR3_10 10
|
|
TMS1MR3.TMS1MR3_9 9
|
|
TMS1MR3.TMS1MR3_8 8
|
|
TMS1MR3.TMS1MR3_7 7
|
|
TMS1MR3.TMS1MR3_6 6
|
|
TMS1MR3.TMS1MR3_5 5
|
|
TMS1MR3.TMS1MR3_4 4
|
|
TMS1MR3.TMS1MR3_3 3
|
|
TMS1MR3.TMS1MR3_2 2
|
|
TMS1MR3.TMS1MR3_1 1
|
|
TMS1MR3.TMS1MR3_0 0
|
|
TMS1MR2 0x008003D4 TMS2 Measure 3 Register
|
|
TMS1MR2.TMS1MR2_15 15
|
|
TMS1MR2.TMS1MR2_14 14
|
|
TMS1MR2.TMS1MR2_13 13
|
|
TMS1MR2.TMS1MR2_12 12
|
|
TMS1MR2.TMS1MR2_11 11
|
|
TMS1MR2.TMS1MR2_10 10
|
|
TMS1MR2.TMS1MR2_9 9
|
|
TMS1MR2.TMS1MR2_8 8
|
|
TMS1MR2.TMS1MR2_7 7
|
|
TMS1MR2.TMS1MR2_6 6
|
|
TMS1MR2.TMS1MR2_5 5
|
|
TMS1MR2.TMS1MR2_4 4
|
|
TMS1MR2.TMS1MR2_3 3
|
|
TMS1MR2.TMS1MR2_2 2
|
|
TMS1MR2.TMS1MR2_1 1
|
|
TMS1MR2.TMS1MR2_0 0
|
|
TMS1MR1 0x008003D6 TMS1 Measure 3 Register
|
|
TMS1MR1.TMS1MR1_15 15
|
|
TMS1MR1.TMS1MR1_14 14
|
|
TMS1MR1.TMS1MR1_13 13
|
|
TMS1MR1.TMS1MR1_12 12
|
|
TMS1MR1.TMS1MR1_11 11
|
|
TMS1MR1.TMS1MR1_10 10
|
|
TMS1MR1.TMS1MR1_9 9
|
|
TMS1MR1.TMS1MR1_8 8
|
|
TMS1MR1.TMS1MR1_7 7
|
|
TMS1MR1.TMS1MR1_6 6
|
|
TMS1MR1.TMS1MR1_5 5
|
|
TMS1MR1.TMS1MR1_4 4
|
|
TMS1MR1.TMS1MR1_3 3
|
|
TMS1MR1.TMS1MR1_2 2
|
|
TMS1MR1.TMS1MR1_1 1
|
|
TMS1MR1.TMS1MR1_0 0
|
|
TMS1MR0 0x008003D8 TMS0 Measure 3 Register
|
|
TMS1MR0.TMS1MR0_15 15
|
|
TMS1MR0.TMS1MR0_14 14
|
|
TMS1MR0.TMS1MR0_13 13
|
|
TMS1MR0.TMS1MR0_12 12
|
|
TMS1MR0.TMS1MR0_11 11
|
|
TMS1MR0.TMS1MR0_10 10
|
|
TMS1MR0.TMS1MR0_9 9
|
|
TMS1MR0.TMS1MR0_8 8
|
|
TMS1MR0.TMS1MR0_7 7
|
|
TMS1MR0.TMS1MR0_6 6
|
|
TMS1MR0.TMS1MR0_5 5
|
|
TMS1MR0.TMS1MR0_4 4
|
|
TMS1MR0.TMS1MR0_3 3
|
|
TMS1MR0.TMS1MR0_2 2
|
|
TMS1MR0.TMS1MR0_1 1
|
|
TMS1MR0.TMS1MR0_0 0
|
|
RESERVED008003DA 0x008003DA RESERVED
|
|
RESERVED008003DB 0x008003DB RESERVED
|
|
RESERVED008003DC 0x008003DC RESERVED
|
|
RESERVED008003DD 0x008003DD RESERVED
|
|
RESERVED008003DE 0x008003DE RESERVED
|
|
RESERVED008003DF 0x008003DF RESERVED
|
|
TML0CTH 0x008003E0 TML0 Counter, High
|
|
TML0CTH.TML0CTH_15 15
|
|
TML0CTH.TML0CTH_14 14
|
|
TML0CTH.TML0CTH_13 13
|
|
TML0CTH.TML0CTH_12 12
|
|
TML0CTH.TML0CTH_11 11
|
|
TML0CTH.TML0CTH_10 10
|
|
TML0CTH.TML0CTH_9 9
|
|
TML0CTH.TML0CTH_8 8
|
|
TML0CTH.TML0CTH_7 7
|
|
TML0CTH.TML0CTH_6 6
|
|
TML0CTH.TML0CTH_5 5
|
|
TML0CTH.TML0CTH_4 4
|
|
TML0CTH.TML0CTH_3 3
|
|
TML0CTH.TML0CTH_2 2
|
|
TML0CTH.TML0CTH_1 1
|
|
TML0CTH.TML0CTH_0 0
|
|
TML0CTL 0x008003E2 TML0 Counter, Low
|
|
TML0CTL.TML0CTL_15 15
|
|
TML0CTL.TML0CTL_14 14
|
|
TML0CTL.TML0CTL_13 13
|
|
TML0CTL.TML0CTL_12 12
|
|
TML0CTL.TML0CTL_11 11
|
|
TML0CTL.TML0CTL_10 10
|
|
TML0CTL.TML0CTL_9 9
|
|
TML0CTL.TML0CTL_8 8
|
|
TML0CTL.TML0CTL_7 7
|
|
TML0CTL.TML0CTL_6 6
|
|
TML0CTL.TML0CTL_5 5
|
|
TML0CTL.TML0CTL_4 4
|
|
TML0CTL.TML0CTL_3 3
|
|
TML0CTL.TML0CTL_2 2
|
|
TML0CTL.TML0CTL_1 1
|
|
TML0CTL.TML0CTL_0 0
|
|
RESERVED008003E4 0x008003E4 RESERVED
|
|
RESERVED008003E5 0x008003E5 RESERVED
|
|
RESERVED008003E6 0x008003E6 RESERVED
|
|
RESERVED008003E7 0x008003E7 RESERVED
|
|
RESERVED008003E8 0x008003E8 RESERVED
|
|
RESERVED008003E9 0x008003E9 RESERVED
|
|
RESERVED008003EA 0x008003EA RESERVED
|
|
TML0CR 0x008003EB TML0 Control Register
|
|
TML0CR.TML0CKS 15 TML0 clock source selection
|
|
TML0CR.TML0SS3 11 TML0 measure 3 source selection
|
|
TML0CR.TML0SS2 10 TML0 measure 2 source selection
|
|
TML0CR.TML0SS1 9 TML0 measure 1 source selection
|
|
TML0CR.TML0SS0 8 TML0 measure 0 source selection
|
|
RESERVED008003EC 0x008003EC RESERVED
|
|
RESERVED008003ED 0x008003ED RESERVED
|
|
RESERVED008003EE 0x008003EE RESERVED
|
|
RESERVED008003EF 0x008003EF RESERVED
|
|
TML0MR3H 0x008003F0 TML0 Measure 3 Register, High
|
|
TML0MR3H.TML0MR3H_15 15
|
|
TML0MR3H.TML0MR3H_14 14
|
|
TML0MR3H.TML0MR3H_13 13
|
|
TML0MR3H.TML0MR3H_12 12
|
|
TML0MR3H.TML0MR3H_11 11
|
|
TML0MR3H.TML0MR3H_10 10
|
|
TML0MR3H.TML0MR3H_9 9
|
|
TML0MR3H.TML0MR3H_8 8
|
|
TML0MR3H.TML0MR3H_7 7
|
|
TML0MR3H.TML0MR3H_6 6
|
|
TML0MR3H.TML0MR3H_5 5
|
|
TML0MR3H.TML0MR3H_4 4
|
|
TML0MR3H.TML0MR3H_3 3
|
|
TML0MR3H.TML0MR3H_2 2
|
|
TML0MR3H.TML0MR3H_1 1
|
|
TML0MR3H.TML0MR3H_0 0
|
|
TML0MR3L 0x008003F2 TML0 Measure 3 Register, Low
|
|
TML0MR3L.TML0MR3L_15 15
|
|
TML0MR3L.TML0MR3L_14 14
|
|
TML0MR3L.TML0MR3L_13 13
|
|
TML0MR3L.TML0MR3L_12 12
|
|
TML0MR3L.TML0MR3L_11 11
|
|
TML0MR3L.TML0MR3L_10 10
|
|
TML0MR3L.TML0MR3L_9 9
|
|
TML0MR3L.TML0MR3L_8 8
|
|
TML0MR3L.TML0MR3L_7 7
|
|
TML0MR3L.TML0MR3L_6 6
|
|
TML0MR3L.TML0MR3L_5 5
|
|
TML0MR3L.TML0MR3L_4 4
|
|
TML0MR3L.TML0MR3L_3 3
|
|
TML0MR3L.TML0MR3L_2 2
|
|
TML0MR3L.TML0MR3L_1 1
|
|
TML0MR3L.TML0MR3L_0 0
|
|
TML0MR2H 0x008003F4 TML0 Measure 2 Register, High
|
|
TML0MR2H.TML0MR2H_15 15
|
|
TML0MR2H.TML0MR2H_14 14
|
|
TML0MR2H.TML0MR2H_13 13
|
|
TML0MR2H.TML0MR2H_12 12
|
|
TML0MR2H.TML0MR2H_11 11
|
|
TML0MR2H.TML0MR2H_10 10
|
|
TML0MR2H.TML0MR2H_9 9
|
|
TML0MR2H.TML0MR2H_8 8
|
|
TML0MR2H.TML0MR2H_7 7
|
|
TML0MR2H.TML0MR2H_6 6
|
|
TML0MR2H.TML0MR2H_5 5
|
|
TML0MR2H.TML0MR2H_4 4
|
|
TML0MR2H.TML0MR2H_3 3
|
|
TML0MR2H.TML0MR2H_2 2
|
|
TML0MR2H.TML0MR2H_1 1
|
|
TML0MR2H.TML0MR2H_0 0
|
|
TML0MR2L 0x008003F6 TML0 Measure 2 Register, Low
|
|
TML0MR2L.TML0MR2L_15 15
|
|
TML0MR2L.TML0MR2L_14 14
|
|
TML0MR2L.TML0MR2L_13 13
|
|
TML0MR2L.TML0MR2L_12 12
|
|
TML0MR2L.TML0MR2L_11 11
|
|
TML0MR2L.TML0MR2L_10 10
|
|
TML0MR2L.TML0MR2L_9 9
|
|
TML0MR2L.TML0MR2L_8 8
|
|
TML0MR2L.TML0MR2L_7 7
|
|
TML0MR2L.TML0MR2L_6 6
|
|
TML0MR2L.TML0MR2L_5 5
|
|
TML0MR2L.TML0MR2L_4 4
|
|
TML0MR2L.TML0MR2L_3 3
|
|
TML0MR2L.TML0MR2L_2 2
|
|
TML0MR2L.TML0MR2L_1 1
|
|
TML0MR2L.TML0MR2L_0 0
|
|
TML0MR1H 0x008003F8 TML0 Measure 1 Register, High
|
|
TML0MR1H.TML0MR1H_15 15
|
|
TML0MR1H.TML0MR1H_14 14
|
|
TML0MR1H.TML0MR1H_13 13
|
|
TML0MR1H.TML0MR1H_12 12
|
|
TML0MR1H.TML0MR1H_11 11
|
|
TML0MR1H.TML0MR1H_10 10
|
|
TML0MR1H.TML0MR1H_9 9
|
|
TML0MR1H.TML0MR1H_8 8
|
|
TML0MR1H.TML0MR1H_7 7
|
|
TML0MR1H.TML0MR1H_6 6
|
|
TML0MR1H.TML0MR1H_5 5
|
|
TML0MR1H.TML0MR1H_4 4
|
|
TML0MR1H.TML0MR1H_3 3
|
|
TML0MR1H.TML0MR1H_2 2
|
|
TML0MR1H.TML0MR1H_1 1
|
|
TML0MR1H.TML0MR1H_0 0
|
|
TML0MR1L 0x008003FA TML0 Measure 1 Register, Low
|
|
TML0MR1L.TML0MR1L_15 15
|
|
TML0MR1L.TML0MR1L_14 14
|
|
TML0MR1L.TML0MR1L_13 13
|
|
TML0MR1L.TML0MR1L_12 12
|
|
TML0MR1L.TML0MR1L_11 11
|
|
TML0MR1L.TML0MR1L_10 10
|
|
TML0MR1L.TML0MR1L_9 9
|
|
TML0MR1L.TML0MR1L_8 8
|
|
TML0MR1L.TML0MR1L_7 7
|
|
TML0MR1L.TML0MR1L_6 6
|
|
TML0MR1L.TML0MR1L_5 5
|
|
TML0MR1L.TML0MR1L_4 4
|
|
TML0MR1L.TML0MR1L_3 3
|
|
TML0MR1L.TML0MR1L_2 2
|
|
TML0MR1L.TML0MR1L_1 1
|
|
TML0MR1L.TML0MR1L_0 0
|
|
TML0MR0H 0x008003FC TML0 Measure 0 Register, High
|
|
TML0MR0H.TML0MR0H_15 15
|
|
TML0MR0H.TML0MR0H_14 14
|
|
TML0MR0H.TML0MR0H_13 13
|
|
TML0MR0H.TML0MR0H_12 12
|
|
TML0MR0H.TML0MR0H_11 11
|
|
TML0MR0H.TML0MR0H_10 10
|
|
TML0MR0H.TML0MR0H_9 9
|
|
TML0MR0H.TML0MR0H_8 8
|
|
TML0MR0H.TML0MR0H_7 7
|
|
TML0MR0H.TML0MR0H_6 6
|
|
TML0MR0H.TML0MR0H_5 5
|
|
TML0MR0H.TML0MR0H_4 4
|
|
TML0MR0H.TML0MR0H_3 3
|
|
TML0MR0H.TML0MR0H_2 2
|
|
TML0MR0H.TML0MR0H_1 1
|
|
TML0MR0H.TML0MR0H_0 0
|
|
TML0MR0L 0x008003FE TML0 Measure 0 Register, Low
|
|
TML0MR0L.TML0MR0L_15 15
|
|
TML0MR0L.TML0MR0L_14 14
|
|
TML0MR0L.TML0MR0L_13 13
|
|
TML0MR0L.TML0MR0L_12 12
|
|
TML0MR0L.TML0MR0L_11 11
|
|
TML0MR0L.TML0MR0L_10 10
|
|
TML0MR0L.TML0MR0L_9 9
|
|
TML0MR0L.TML0MR0L_8 8
|
|
TML0MR0L.TML0MR0L_7 7
|
|
TML0MR0L.TML0MR0L_6 6
|
|
TML0MR0L.TML0MR0L_5 5
|
|
TML0MR0L.TML0MR0L_4 4
|
|
TML0MR0L.TML0MR0L_3 3
|
|
TML0MR0L.TML0MR0L_2 2
|
|
TML0MR0L.TML0MR0L_1 1
|
|
TML0MR0L.TML0MR0L_0 0
|
|
DM04ITST 0x00800400 DMA0-4 Interrupt Request Status Register
|
|
DM04ITST.DMITST0 7 DMA0 interrupt request status
|
|
DM04ITST.DMITST1 6 DMA1 interrupt request status
|
|
DM04ITST.DMITST2 5 DMA2 interrupt request status
|
|
DM04ITST.DMITST3 4 DMA3 interrupt request status
|
|
DM04ITST.DMITST4 3 DMA4 interrupt request status
|
|
DM04ITMK 0x00800401 DMA0-4 Interrupt Mask Register
|
|
DM04ITMK.DMITMK0 15 DMA0 interrupt request mask
|
|
DM04ITMK.DMITMK1 14 DMA1 interrupt request mask
|
|
DM04ITMK.DMITMK2 13 DMA2 interrupt request mask
|
|
DM04ITMK.DMITMK3 12 DMA3 interrupt request mask
|
|
DM04ITMK.DMITMK4 11 DMA4 interrupt request mask
|
|
RESERVED00800402 0x00800402 RESERVED
|
|
RESERVED00800403 0x00800403 RESERVED
|
|
RESERVED00800404 0x00800404 RESERVED
|
|
RESERVED00800405 0x00800405 RESERVED
|
|
RESERVED00800406 0x00800406 RESERVED
|
|
RESERVED00800407 0x00800407 RESERVED
|
|
DM59ITST 0x00800408 DMA5-9 Interrupt Request Status Register
|
|
DM59ITST.DMITST5 7 DMA5 interrupt request status
|
|
DM59ITST.DMITST6 6 DMA6 interrupt request status
|
|
DM59ITST.DMITST7 5 DMA7 interrupt request status
|
|
DM59ITST.DMITST8 4 DMA8 interrupt request status
|
|
DM59ITST.DMITST9 3 DMA9 interrupt request status
|
|
DM59ITMK 0x00800409 DMA5-9 Interrupt Mask Register
|
|
DM59ITMK.DMITMK5 15 DMA5 interrupt request mask
|
|
DM59ITMK.DMITMK6 14 DMA6 interrupt request mask
|
|
DM59ITMK.DMITMK7 13 DMA7 interrupt request mask
|
|
DM59ITMK.DMITMK8 12 DMA8 interrupt request mask
|
|
DM59ITMK.DMITMK9 11 DMA9 interrupt request mask
|
|
RESERVED0080040A 0x0080040A RESERVED
|
|
RESERVED0080040B 0x0080040B RESERVED
|
|
RESERVED0080040C 0x0080040C RESERVED
|
|
RESERVED0080040D 0x0080040D RESERVED
|
|
RESERVED0080040E 0x0080040E RESERVED
|
|
RESERVED0080040F 0x0080040F RESERVED
|
|
DM0CNT 0x00800410 DMA0 Channel Control Register
|
|
DM0CNT.DADSL0 7 Selects DMA0 destination address direction
|
|
DM0CNT.SADSL0 6 Selects DMA0 source address direction
|
|
DM0CNT.TSZSL0 5 Selects DMA0 transfer size
|
|
DM0CNT.TENL0 4 Enables DMA0 transfer
|
|
DM0CNT.REQSL0_3 3 Selects cause of DMA0 request
|
|
DM0CNT.REQSL0_2 2 Selects cause of DMA0 request
|
|
DM0CNT.TREQF0 1 DMA0 transfer request flag
|
|
DM0CNT.MDSEL0 0 Selects DMA0 transfer mode
|
|
DM0TCT 0x00800411 DMA0 Transfer Count Register
|
|
DM0TCT.DM0TCT_15 15
|
|
DM0TCT.DM0TCT_14 14
|
|
DM0TCT.DM0TCT_13 13
|
|
DM0TCT.DM0TCT_12 12
|
|
DM0TCT.DM0TCT_11 11
|
|
DM0TCT.DM0TCT_10 10
|
|
DM0TCT.DM0TCT_9 9
|
|
DM0TCT.DM0TCT_8 8
|
|
DM0SA 0x00800412 DMA0 Source Address Register
|
|
DM0SA.DM0SA_15 15
|
|
DM0SA.DM0SA_14 14
|
|
DM0SA.DM0SA_13 13
|
|
DM0SA.DM0SA_12 12
|
|
DM0SA.DM0SA_11 11
|
|
DM0SA.DM0SA_10 10
|
|
DM0SA.DM0SA_9 9
|
|
DM0SA.DM0SA_8 8
|
|
DM0SA.DM0SA_7 7
|
|
DM0SA.DM0SA_6 6
|
|
DM0SA.DM0SA_5 5
|
|
DM0SA.DM0SA_4 4
|
|
DM0SA.DM0SA_3 3
|
|
DM0SA.DM0SA_2 2
|
|
DM0SA.DM0SA_1 1
|
|
DM0SA.DM0SA_0 0
|
|
DM0DA 0x00800414 DMA0 Destination Address Register
|
|
DM0DA.DM0DA_15 15
|
|
DM0DA.DM0DA_14 14
|
|
DM0DA.DM0DA_13 13
|
|
DM0DA.DM0DA_12 12
|
|
DM0DA.DM0DA_11 11
|
|
DM0DA.DM0DA_10 10
|
|
DM0DA.DM0DA_9 9
|
|
DM0DA.DM0DA_8 8
|
|
DM0DA.DM0DA_7 7
|
|
DM0DA.DM0DA_6 6
|
|
DM0DA.DM0DA_5 5
|
|
DM0DA.DM0DA_4 4
|
|
DM0DA.DM0DA_3 3
|
|
DM0DA.DM0DA_2 2
|
|
DM0DA.DM0DA_1 1
|
|
DM0DA.DM0DA_0 0
|
|
RESERVED00800416 0x00800416 RESERVED
|
|
RESERVED00800417 0x00800417 RESERVED
|
|
DM5CNT 0x00800418 DMA5 Channel Control Register
|
|
DM5CNT.DADSL5 7 Selects DMA5 destination address direction
|
|
DM5CNT.SADSL5 6 Selects DMA5 source address direction
|
|
DM5CNT.TSZSL5 5 Selects DMA5 transfer size
|
|
DM5CNT.TENL5 4 Enables DMA5 transfer
|
|
DM5CNT.REQSL5_3 3 Selects cause of DMA5 request
|
|
DM5CNT.REQSL5_2 2 Selects cause of DMA5 request
|
|
DM5CNT.TREQF5 1 DMA5 transfer request flag
|
|
DM5CNT.MDSEL5 0 Selects DMA5 transfer mode
|
|
DM5TCT 0x00800419 DMA5 Transfer Count Register
|
|
DM5TCT.DM5TCT_15 15
|
|
DM5TCT.DM5TCT_14 14
|
|
DM5TCT.DM5TCT_13 13
|
|
DM5TCT.DM5TCT_12 12
|
|
DM5TCT.DM5TCT_11 11
|
|
DM5TCT.DM5TCT_10 10
|
|
DM5TCT.DM5TCT_9 9
|
|
DM5TCT.DM5TCT_8 8
|
|
DM5SA 0x0080041A DMA5 Source Address Register
|
|
DM5SA.DM5SA_15 15
|
|
DM5SA.DM5SA_14 14
|
|
DM5SA.DM5SA_13 13
|
|
DM5SA.DM5SA_12 12
|
|
DM5SA.DM5SA_11 11
|
|
DM5SA.DM5SA_10 10
|
|
DM5SA.DM5SA_9 9
|
|
DM5SA.DM5SA_8 8
|
|
DM5SA.DM5SA_7 7
|
|
DM5SA.DM5SA_6 6
|
|
DM5SA.DM5SA_5 5
|
|
DM5SA.DM5SA_4 4
|
|
DM5SA.DM5SA_3 3
|
|
DM5SA.DM5SA_2 2
|
|
DM5SA.DM5SA_1 1
|
|
DM5SA.DM5SA_0 0
|
|
DM5DA 0x0080041B DMA5 Destination Address Register
|
|
DM5DA.DM5DA_15 15
|
|
DM5DA.DM5DA_14 14
|
|
DM5DA.DM5DA_13 13
|
|
DM5DA.DM5DA_12 12
|
|
DM5DA.DM5DA_11 11
|
|
DM5DA.DM5DA_10 10
|
|
DM5DA.DM5DA_9 9
|
|
DM5DA.DM5DA_8 8
|
|
DM5DA.DM5DA_7 7
|
|
DM5DA.DM5DA_6 6
|
|
DM5DA.DM5DA_5 5
|
|
DM5DA.DM5DA_4 4
|
|
DM5DA.DM5DA_3 3
|
|
DM5DA.DM5DA_2 2
|
|
DM5DA.DM5DA_1 1
|
|
DM5DA.DM5DA_0 0
|
|
RESERVED0080041E 0x0080041E RESERVED
|
|
RESERVED0080041F 0x0080041F RESERVED
|
|
DM1CNT 0x00800420 DMA1 Channel Control Register
|
|
DM1CNT.DADSL1 7 Selects DMA1 destination address direction
|
|
DM1CNT.SADSL1 6 Selects DMA1 source address direction
|
|
DM1CNT.TSZSL1 5 Selects DMA1 transfer size
|
|
DM1CNT.TENL1 4 Enables DMA1 transfer
|
|
DM1CNT.REQSL1_3 3 Selects cause of DMA1 request
|
|
DM1CNT.REQSL1_2 2 Selects cause of DMA1 request
|
|
DM1CNT.TREQF1 1 DMA1 transfer request flag
|
|
DM1CNT.MDSEL1 0 Selects DMA1 transfer mode
|
|
DM1TCT 0x00800421 DMA1 Transfer Count Register
|
|
DM1TCT.DM1TCT_15 15
|
|
DM1TCT.DM1TCT_14 14
|
|
DM1TCT.DM1TCT_13 13
|
|
DM1TCT.DM1TCT_12 12
|
|
DM1TCT.DM1TCT_11 11
|
|
DM1TCT.DM1TCT_10 10
|
|
DM1TCT.DM1TCT_9 9
|
|
DM1TCT.DM1TCT_8 8
|
|
DM1SA 0x00800422 DMA1 Source Address Register
|
|
DM1SA.DM1SA_15 15
|
|
DM1SA.DM1SA_14 14
|
|
DM1SA.DM1SA_13 13
|
|
DM1SA.DM1SA_12 12
|
|
DM1SA.DM1SA_11 11
|
|
DM1SA.DM1SA_10 10
|
|
DM1SA.DM1SA_9 9
|
|
DM1SA.DM1SA_8 8
|
|
DM1SA.DM1SA_7 7
|
|
DM1SA.DM1SA_6 6
|
|
DM1SA.DM1SA_5 5
|
|
DM1SA.DM1SA_4 4
|
|
DM1SA.DM1SA_3 3
|
|
DM1SA.DM1SA_2 2
|
|
DM1SA.DM1SA_1 1
|
|
DM1SA.DM1SA_0 0
|
|
DM1DA 0x00800424 DMA1 Destination Address Register
|
|
DM1DA.DM1DA_15 15
|
|
DM1DA.DM1DA_14 14
|
|
DM1DA.DM1DA_13 13
|
|
DM1DA.DM1DA_12 12
|
|
DM1DA.DM1DA_11 11
|
|
DM1DA.DM1DA_10 10
|
|
DM1DA.DM1DA_9 9
|
|
DM1DA.DM1DA_8 8
|
|
DM1DA.DM1DA_7 7
|
|
DM1DA.DM1DA_6 6
|
|
DM1DA.DM1DA_5 5
|
|
DM1DA.DM1DA_4 4
|
|
DM1DA.DM1DA_3 3
|
|
DM1DA.DM1DA_2 2
|
|
DM1DA.DM1DA_1 1
|
|
DM1DA.DM1DA_0 0
|
|
RESERVED00800426 0x00800426 RESERVED
|
|
RESERVED00800427 0x00800427 RESERVED
|
|
DM6CNT 0x00800428 DMA6 Channel Control Register
|
|
DM6CNT.DADSL6 7 Selects DMA6 destination address direction
|
|
DM6CNT.SADSL6 6 Selects DMA6 source address direction
|
|
DM6CNT.TSZSL6 5 Selects DMA6 transfer size
|
|
DM6CNT.TENL6 4 Enables DMA6 transfer
|
|
DM6CNT.REQSL6_3 3 Selects cause of DMA6 request
|
|
DM6CNT.REQSL6_2 2 Selects cause of DMA6 request
|
|
DM6CNT.TREQF6 1 DMA6 transfer request flag
|
|
DM6CNT.MDSEL6 0 Selects DMA6 transfer mode
|
|
DM6TCT 0x00800429 DMA6 Transfer Count Register
|
|
DM6TCT.DM6TCT_15 15
|
|
DM6TCT.DM6TCT_14 14
|
|
DM6TCT.DM6TCT_13 13
|
|
DM6TCT.DM6TCT_12 12
|
|
DM6TCT.DM6TCT_11 11
|
|
DM6TCT.DM6TCT_10 10
|
|
DM6TCT.DM6TCT_9 9
|
|
DM6TCT.DM6TCT_8 8
|
|
DM6SA 0x0080042A DMA6 Source Address Register
|
|
DM6SA.DM6SA_15 15
|
|
DM6SA.DM6SA_14 14
|
|
DM6SA.DM6SA_13 13
|
|
DM6SA.DM6SA_12 12
|
|
DM6SA.DM6SA_11 11
|
|
DM6SA.DM6SA_10 10
|
|
DM6SA.DM6SA_9 9
|
|
DM6SA.DM6SA_8 8
|
|
DM6SA.DM6SA_7 7
|
|
DM6SA.DM6SA_6 6
|
|
DM6SA.DM6SA_5 5
|
|
DM6SA.DM6SA_4 4
|
|
DM6SA.DM6SA_3 3
|
|
DM6SA.DM6SA_2 2
|
|
DM6SA.DM6SA_1 1
|
|
DM6SA.DM6SA_0 0
|
|
DM6DA 0x0080042C DMA6 Destination Address Register
|
|
DM6DA.DM6DA_15 15
|
|
DM6DA.DM6DA_14 14
|
|
DM6DA.DM6DA_13 13
|
|
DM6DA.DM6DA_12 12
|
|
DM6DA.DM6DA_11 11
|
|
DM6DA.DM6DA_10 10
|
|
DM6DA.DM6DA_9 9
|
|
DM6DA.DM6DA_8 8
|
|
DM6DA.DM6DA_7 7
|
|
DM6DA.DM6DA_6 6
|
|
DM6DA.DM6DA_5 5
|
|
DM6DA.DM6DA_4 4
|
|
DM6DA.DM6DA_3 3
|
|
DM6DA.DM6DA_2 2
|
|
DM6DA.DM6DA_1 1
|
|
DM6DA.DM6DA_0 0
|
|
RESERVED0080042E 0x0080042E RESERVED
|
|
RESERVED0080042F 0x0080042F RESERVED
|
|
DM2CNT 0x00800430 DMA2 Channel Control Register
|
|
DM2CNT.DADSL2 7 Selects DMA2 destination address direction
|
|
DM2CNT.SADSL2 6 Selects DMA2 source address direction
|
|
DM2CNT.TSZSL2 5 Selects DMA2 transfer size
|
|
DM2CNT.TENL2 4 Enables DMA2 transfer
|
|
DM2CNT.REQSL2_3 3 Selects cause of DMA2 request
|
|
DM2CNT.REQSL2_2 2 Selects cause of DMA2 request
|
|
DM2CNT.TREQF2 1 DMA2 transfer request flag
|
|
DM2CNT.MDSEL2 0 Selects DMA2 transfer mode
|
|
DM2TCT 0x00800431 DMA2 Transfer Count Register
|
|
DM2TCT.DM2TCT_15 15
|
|
DM2TCT.DM2TCT_14 14
|
|
DM2TCT.DM2TCT_13 13
|
|
DM2TCT.DM2TCT_12 12
|
|
DM2TCT.DM2TCT_11 11
|
|
DM2TCT.DM2TCT_10 10
|
|
DM2TCT.DM2TCT_9 9
|
|
DM2TCT.DM2TCT_8 8
|
|
DM2SA 0x00800432 DMA2 Source Address Register
|
|
DM2SA.DM2SA_15 15
|
|
DM2SA.DM2SA_14 14
|
|
DM2SA.DM2SA_13 13
|
|
DM2SA.DM2SA_12 12
|
|
DM2SA.DM2SA_11 11
|
|
DM2SA.DM2SA_10 10
|
|
DM2SA.DM2SA_9 9
|
|
DM2SA.DM2SA_8 8
|
|
DM2SA.DM2SA_7 7
|
|
DM2SA.DM2SA_6 6
|
|
DM2SA.DM2SA_5 5
|
|
DM2SA.DM2SA_4 4
|
|
DM2SA.DM2SA_3 3
|
|
DM2SA.DM2SA_2 2
|
|
DM2SA.DM2SA_1 1
|
|
DM2SA.DM2SA_0 0
|
|
DM2DA 0x00800434 DMA2 Destination Address Register
|
|
DM2DA.DM2DA_15 15
|
|
DM2DA.DM2DA_14 14
|
|
DM2DA.DM2DA_13 13
|
|
DM2DA.DM2DA_12 12
|
|
DM2DA.DM2DA_11 11
|
|
DM2DA.DM2DA_10 10
|
|
DM2DA.DM2DA_9 9
|
|
DM2DA.DM2DA_8 8
|
|
DM2DA.DM2DA_7 7
|
|
DM2DA.DM2DA_6 6
|
|
DM2DA.DM2DA_5 5
|
|
DM2DA.DM2DA_4 4
|
|
DM2DA.DM2DA_3 3
|
|
DM2DA.DM2DA_2 2
|
|
DM2DA.DM2DA_1 1
|
|
DM2DA.DM2DA_0 0
|
|
RESERVED00800436 0x00800436 RESERVED
|
|
RESERVED00800437 0x00800437 RESERVED
|
|
DM7CNT 0x00800438 DMA7 Channel Control Register
|
|
DM7CNT.DADSL7 7 Selects DMA7 destination address direction
|
|
DM7CNT.SADSL7 6 Selects DMA7 source address direction
|
|
DM7CNT.TSZSL7 5 Selects DMA7 transfer size
|
|
DM7CNT.TENL7 4 Enables DMA7 transfer
|
|
DM7CNT.REQSL7_3 3 Selects cause of DMA7 request
|
|
DM7CNT.REQSL7_2 2 Selects cause of DMA7 request
|
|
DM7CNT.TREQF7 1 DMA7 transfer request flag
|
|
DM7CNT.MDSEL7 0 Selects DMA7 transfer mode
|
|
DM7TCT 0x00800439 DMA7 Transfer Count Register
|
|
DM7TCT.DM7TCT_15 15
|
|
DM7TCT.DM7TCT_14 14
|
|
DM7TCT.DM7TCT_13 13
|
|
DM7TCT.DM7TCT_12 12
|
|
DM7TCT.DM7TCT_11 11
|
|
DM7TCT.DM7TCT_10 10
|
|
DM7TCT.DM7TCT_9 9
|
|
DM7TCT.DM7TCT_8 8
|
|
DM7SA 0x0080043A DMA7 Source Address Register
|
|
DM7SA.DM7SA_15 15
|
|
DM7SA.DM7SA_14 14
|
|
DM7SA.DM7SA_13 13
|
|
DM7SA.DM7SA_12 12
|
|
DM7SA.DM7SA_11 11
|
|
DM7SA.DM7SA_10 10
|
|
DM7SA.DM7SA_9 9
|
|
DM7SA.DM7SA_8 8
|
|
DM7SA.DM7SA_7 7
|
|
DM7SA.DM7SA_6 6
|
|
DM7SA.DM7SA_5 5
|
|
DM7SA.DM7SA_4 4
|
|
DM7SA.DM7SA_3 3
|
|
DM7SA.DM7SA_2 2
|
|
DM7SA.DM7SA_1 1
|
|
DM7SA.DM7SA_0 0
|
|
DM7DA 0x0080043C DMA7 Destination Address Register
|
|
DM7DA.DM7DA_15 15
|
|
DM7DA.DM7DA_14 14
|
|
DM7DA.DM7DA_13 13
|
|
DM7DA.DM7DA_12 12
|
|
DM7DA.DM7DA_11 11
|
|
DM7DA.DM7DA_10 10
|
|
DM7DA.DM7DA_9 9
|
|
DM7DA.DM7DA_8 8
|
|
DM7DA.DM7DA_7 7
|
|
DM7DA.DM7DA_6 6
|
|
DM7DA.DM7DA_5 5
|
|
DM7DA.DM7DA_4 4
|
|
DM7DA.DM7DA_3 3
|
|
DM7DA.DM7DA_2 2
|
|
DM7DA.DM7DA_1 1
|
|
DM7DA.DM7DA_0 0
|
|
RESERVED0080043E 0x0080043E RESERVED
|
|
RESERVED0080043F 0x0080043F RESERVED
|
|
DM3CNT 0x00800440 DMA3 Channel Control Register
|
|
DM3CNT.DADSL3 7 Selects DMA3 destination address direction
|
|
DM3CNT.SADSL3 6 Selects DMA3 source address direction
|
|
DM3CNT.TSZSL3 5 Selects DMA3 transfer size
|
|
DM3CNT.TENL3 4 Enables DMA3 transfer
|
|
DM3CNT.REQSL3_3 3 Selects cause of DMA3 request
|
|
DM3CNT.REQSL3_2 2 Selects cause of DMA3 request
|
|
DM3CNT.TREQF3 1 DMA3 transfer request flag
|
|
DM3CNT.MDSEL3 0 Selects DMA3 transfer mode
|
|
DM3TCT 0x00800441 DMA3 Transfer Count Register
|
|
DM3TCT.DM3TCT_15 15
|
|
DM3TCT.DM3TCT_14 14
|
|
DM3TCT.DM3TCT_13 13
|
|
DM3TCT.DM3TCT_12 12
|
|
DM3TCT.DM3TCT_11 11
|
|
DM3TCT.DM3TCT_10 10
|
|
DM3TCT.DM3TCT_9 9
|
|
DM3TCT.DM3TCT_8 8
|
|
DM3SA 0x00800442 DMA3 Source Address Register
|
|
DM3SA.DM3SA_15 15
|
|
DM3SA.DM3SA_14 14
|
|
DM3SA.DM3SA_13 13
|
|
DM3SA.DM3SA_12 12
|
|
DM3SA.DM3SA_11 11
|
|
DM3SA.DM3SA_10 10
|
|
DM3SA.DM3SA_9 9
|
|
DM3SA.DM3SA_8 8
|
|
DM3SA.DM3SA_7 7
|
|
DM3SA.DM3SA_6 6
|
|
DM3SA.DM3SA_5 5
|
|
DM3SA.DM3SA_4 4
|
|
DM3SA.DM3SA_3 3
|
|
DM3SA.DM3SA_2 2
|
|
DM3SA.DM3SA_1 1
|
|
DM3SA.DM3SA_0 0
|
|
DM3DA 0x00800444 DMA3 Destination Address Register
|
|
DM3DA.DM3DA_15 15
|
|
DM3DA.DM3DA_14 14
|
|
DM3DA.DM3DA_13 13
|
|
DM3DA.DM3DA_12 12
|
|
DM3DA.DM3DA_11 11
|
|
DM3DA.DM3DA_10 10
|
|
DM3DA.DM3DA_9 9
|
|
DM3DA.DM3DA_8 8
|
|
DM3DA.DM3DA_7 7
|
|
DM3DA.DM3DA_6 6
|
|
DM3DA.DM3DA_5 5
|
|
DM3DA.DM3DA_4 4
|
|
DM3DA.DM3DA_3 3
|
|
DM3DA.DM3DA_2 2
|
|
DM3DA.DM3DA_1 1
|
|
DM3DA.DM3DA_0 0
|
|
RESERVED00800446 0x00800446 RESERVED
|
|
RESERVED00800447 0x00800447 RESERVED
|
|
DM8CNT 0x00800448 DMA8 Channel Control Register
|
|
DM8CNT.DADSL8 7 Selects DMA8 destination address direction
|
|
DM8CNT.SADSL8 6 Selects DMA8 source address direction
|
|
DM8CNT.TSZSL8 5 Selects DMA8 transfer size
|
|
DM8CNT.TENL8 4 Enables DMA8 transfer
|
|
DM8CNT.REQSL8_3 3 Selects cause of DMA8 request
|
|
DM8CNT.REQSL8_2 2 Selects cause of DMA8 request
|
|
DM8CNT.TREQF8 1 DMA8 transfer request flag
|
|
DM8CNT.MDSEL8 0 Selects DMA8 transfer mode
|
|
DM8TCT 0x00800449 DMA8 Transfer Count Register
|
|
DM8TCT.DM8TCT_15 15
|
|
DM8TCT.DM8TCT_14 14
|
|
DM8TCT.DM8TCT_13 13
|
|
DM8TCT.DM8TCT_12 12
|
|
DM8TCT.DM8TCT_11 11
|
|
DM8TCT.DM8TCT_10 10
|
|
DM8TCT.DM8TCT_9 9
|
|
DM8TCT.DM8TCT_8 8
|
|
DM8SA 0x0080044A DMA8 Source Address Register
|
|
DM8SA.DM8SA_15 15
|
|
DM8SA.DM8SA_14 14
|
|
DM8SA.DM8SA_13 13
|
|
DM8SA.DM8SA_12 12
|
|
DM8SA.DM8SA_11 11
|
|
DM8SA.DM8SA_10 10
|
|
DM8SA.DM8SA_9 9
|
|
DM8SA.DM8SA_8 8
|
|
DM8SA.DM8SA_7 7
|
|
DM8SA.DM8SA_6 6
|
|
DM8SA.DM8SA_5 5
|
|
DM8SA.DM8SA_4 4
|
|
DM8SA.DM8SA_3 3
|
|
DM8SA.DM8SA_2 2
|
|
DM8SA.DM8SA_1 1
|
|
DM8SA.DM8SA_0 0
|
|
DM8DA 0x0080044C DMA8 Destination Address Register
|
|
DM8DA.DM8DA_15 15
|
|
DM8DA.DM8DA_14 14
|
|
DM8DA.DM8DA_13 13
|
|
DM8DA.DM8DA_12 12
|
|
DM8DA.DM8DA_11 11
|
|
DM8DA.DM8DA_10 10
|
|
DM8DA.DM8DA_9 9
|
|
DM8DA.DM8DA_8 8
|
|
DM8DA.DM8DA_7 7
|
|
DM8DA.DM8DA_6 6
|
|
DM8DA.DM8DA_5 5
|
|
DM8DA.DM8DA_4 4
|
|
DM8DA.DM8DA_3 3
|
|
DM8DA.DM8DA_2 2
|
|
DM8DA.DM8DA_1 1
|
|
DM8DA.DM8DA_0 0
|
|
RESERVED0080044E 0x0080044E RESERVED
|
|
RESERVED0080044F 0x0080044F RESERVED
|
|
DM4CNT 0x00800450 DMA4 Channel Control Register
|
|
DM4CNT.DADSL4 7 Selects DMA4 destination address direction
|
|
DM4CNT.SADSL4 6 Selects DMA4 source address direction
|
|
DM4CNT.TSZSL4 5 Selects DMA4 transfer size
|
|
DM4CNT.TENL4 4 Enables DMA4 transfer
|
|
DM4CNT.REQSL4_3 3 Selects cause of DMA4 request
|
|
DM4CNT.REQSL4_2 2 Selects cause of DMA4 request
|
|
DM4CNT.TREQF4 1 DMA4 transfer request flag
|
|
DM4CNT.MDSEL4 0 Selects DMA4 transfer mode
|
|
DM4TCT 0x00800451 DMA4 Transfer Count Register
|
|
DM4TCT.DM4TCT_15 15
|
|
DM4TCT.DM4TCT_14 14
|
|
DM4TCT.DM4TCT_13 13
|
|
DM4TCT.DM4TCT_12 12
|
|
DM4TCT.DM4TCT_11 11
|
|
DM4TCT.DM4TCT_10 10
|
|
DM4TCT.DM4TCT_9 9
|
|
DM4TCT.DM4TCT_8 8
|
|
DM4SA 0x00800452 DMA4 Source Address Register
|
|
DM4SA.DM4SA_15 15
|
|
DM4SA.DM4SA_14 14
|
|
DM4SA.DM4SA_13 13
|
|
DM4SA.DM4SA_12 12
|
|
DM4SA.DM4SA_11 11
|
|
DM4SA.DM4SA_10 10
|
|
DM4SA.DM4SA_9 9
|
|
DM4SA.DM4SA_8 8
|
|
DM4SA.DM4SA_7 7
|
|
DM4SA.DM4SA_6 6
|
|
DM4SA.DM4SA_5 5
|
|
DM4SA.DM4SA_4 4
|
|
DM4SA.DM4SA_3 3
|
|
DM4SA.DM4SA_2 2
|
|
DM4SA.DM4SA_1 1
|
|
DM4SA.DM4SA_0 0
|
|
DM4DA 0x00800454 DMA4 Destination Address Register
|
|
DM4DA.DM4DA_15 15
|
|
DM4DA.DM4DA_14 14
|
|
DM4DA.DM4DA_13 13
|
|
DM4DA.DM4DA_12 12
|
|
DM4DA.DM4DA_11 11
|
|
DM4DA.DM4DA_10 10
|
|
DM4DA.DM4DA_9 9
|
|
DM4DA.DM4DA_8 8
|
|
DM4DA.DM4DA_7 7
|
|
DM4DA.DM4DA_6 6
|
|
DM4DA.DM4DA_5 5
|
|
DM4DA.DM4DA_4 4
|
|
DM4DA.DM4DA_3 3
|
|
DM4DA.DM4DA_2 2
|
|
DM4DA.DM4DA_1 1
|
|
DM4DA.DM4DA_0 0
|
|
RESERVED00800456 0x00800456 RESERVED
|
|
RESERVED00800457 0x00800457 RESERVED
|
|
DM9CNT 0x00800458 DMA9 Channel Control Register
|
|
DM9CNT.DADSL9 7 Selects DMA9 destination address direction
|
|
DM9CNT.SADSL9 6 Selects DMA9 source address direction
|
|
DM9CNT.TSZSL9 5 Selects DMA9 transfer size
|
|
DM9CNT.TENL9 4 Enables DMA9 transfer
|
|
DM9CNT.REQSL9_3 3 Selects cause of DMA9 request
|
|
DM9CNT.REQSL9_2 2 Selects cause of DMA9 request
|
|
DM9CNT.TREQF9 1 DMA9 transfer request flag
|
|
DM9CNT.MDSEL9 0 Selects DMA9 transfer mode
|
|
DM9TCT 0x00800459 DMA9 Transfer Count Register
|
|
DM9TCT.DM9TCT_15 15
|
|
DM9TCT.DM9TCT_14 14
|
|
DM9TCT.DM9TCT_13 13
|
|
DM9TCT.DM9TCT_12 12
|
|
DM9TCT.DM9TCT_11 11
|
|
DM9TCT.DM9TCT_10 10
|
|
DM9TCT.DM9TCT_9 9
|
|
DM9TCT.DM9TCT_8 8
|
|
DM9SA 0x0080045A DMA9 Source Address Register
|
|
DM9SA.DM9SA_15 15
|
|
DM9SA.DM9SA_14 14
|
|
DM9SA.DM9SA_13 13
|
|
DM9SA.DM9SA_12 12
|
|
DM9SA.DM9SA_11 11
|
|
DM9SA.DM9SA_10 10
|
|
DM9SA.DM9SA_9 9
|
|
DM9SA.DM9SA_8 8
|
|
DM9SA.DM9SA_7 7
|
|
DM9SA.DM9SA_6 6
|
|
DM9SA.DM9SA_5 5
|
|
DM9SA.DM9SA_4 4
|
|
DM9SA.DM9SA_3 3
|
|
DM9SA.DM9SA_2 2
|
|
DM9SA.DM9SA_1 1
|
|
DM9SA.DM9SA_0 0
|
|
DM9DA 0x0080045C DMA9 Destination Address Register
|
|
DM9DA.DM9DA_15 15
|
|
DM9DA.DM9DA_14 14
|
|
DM9DA.DM9DA_13 13
|
|
DM9DA.DM9DA_12 12
|
|
DM9DA.DM9DA_11 11
|
|
DM9DA.DM9DA_10 10
|
|
DM9DA.DM9DA_9 9
|
|
DM9DA.DM9DA_8 8
|
|
DM9DA.DM9DA_7 7
|
|
DM9DA.DM9DA_6 6
|
|
DM9DA.DM9DA_5 5
|
|
DM9DA.DM9DA_4 4
|
|
DM9DA.DM9DA_3 3
|
|
DM9DA.DM9DA_2 2
|
|
DM9DA.DM9DA_1 1
|
|
DM9DA.DM9DA_0 0
|
|
RESERVED0080045E 0x0080045E RESERVED
|
|
RESERVED0080045F 0x0080045F RESERVED
|
|
DM0SRI 0x00800460 DMA0 Software Request Generation Register
|
|
DM0SRI.DM0SRI_15 15 Generates DMA software request bit 15
|
|
DM0SRI.DM0SRI_14 14 Generates DMA software request bit 14
|
|
DM0SRI.DM0SRI_13 13 Generates DMA software request bit 13
|
|
DM0SRI.DM0SRI_12 12 Generates DMA software request bit 12
|
|
DM0SRI.DM0SRI_11 11 Generates DMA software request bit 11
|
|
DM0SRI.DM0SRI_10 10 Generates DMA software request bit 10
|
|
DM0SRI.DM0SRI_9 9 Generates DMA software request bit 9
|
|
DM0SRI.DM0SRI_8 8 Generates DMA software request bit 8
|
|
DM0SRI.DM0SRI_7 7 Generates DMA software request bit 7
|
|
DM0SRI.DM0SRI_6 6 Generates DMA software request bit 6
|
|
DM0SRI.DM0SRI_5 5 Generates DMA software request bit 5
|
|
DM0SRI.DM0SRI_4 4 Generates DMA software request bit 4
|
|
DM0SRI.DM0SRI_3 3 Generates DMA software request bit 3
|
|
DM0SRI.DM0SRI_2 2 Generates DMA software request bit 2
|
|
DM0SRI.DM0SRI_1 1 Generates DMA software request bit 1
|
|
DM0SRI.DM0SRI_0 0 Generates DMA software request bit 0
|
|
DM1SRI 0x00800462 DMA1 Software Request Generation Register
|
|
DM1SRI.DM1SRI_15 15 Generates DMA software request bit 15
|
|
DM1SRI.DM1SRI_14 14 Generates DMA software request bit 14
|
|
DM1SRI.DM1SRI_13 13 Generates DMA software request bit 13
|
|
DM1SRI.DM1SRI_12 12 Generates DMA software request bit 12
|
|
DM1SRI.DM1SRI_11 11 Generates DMA software request bit 11
|
|
DM1SRI.DM1SRI_10 10 Generates DMA software request bit 10
|
|
DM1SRI.DM1SRI_9 9 Generates DMA software request bit 9
|
|
DM1SRI.DM1SRI_8 8 Generates DMA software request bit 8
|
|
DM1SRI.DM1SRI_7 7 Generates DMA software request bit 7
|
|
DM1SRI.DM1SRI_6 6 Generates DMA software request bit 6
|
|
DM1SRI.DM1SRI_5 5 Generates DMA software request bit 5
|
|
DM1SRI.DM1SRI_4 4 Generates DMA software request bit 4
|
|
DM1SRI.DM1SRI_3 3 Generates DMA software request bit 3
|
|
DM1SRI.DM1SRI_2 2 Generates DMA software request bit 2
|
|
DM1SRI.DM1SRI_1 1 Generates DMA software request bit 1
|
|
DM1SRI.DM1SRI_0 0 Generates DMA software request bit 0
|
|
DM2SRI 0x00800464 DMA2 Software Request Generation Register
|
|
DM2SRI.DM2SRI_15 15 Generates DMA software request bit 15
|
|
DM2SRI.DM2SRI_14 14 Generates DMA software request bit 14
|
|
DM2SRI.DM2SRI_13 13 Generates DMA software request bit 13
|
|
DM2SRI.DM2SRI_12 12 Generates DMA software request bit 12
|
|
DM2SRI.DM2SRI_11 11 Generates DMA software request bit 11
|
|
DM2SRI.DM2SRI_10 10 Generates DMA software request bit 10
|
|
DM2SRI.DM2SRI_9 9 Generates DMA software request bit 9
|
|
DM2SRI.DM2SRI_8 8 Generates DMA software request bit 8
|
|
DM2SRI.DM2SRI_7 7 Generates DMA software request bit 7
|
|
DM2SRI.DM2SRI_6 6 Generates DMA software request bit 6
|
|
DM2SRI.DM2SRI_5 5 Generates DMA software request bit 5
|
|
DM2SRI.DM2SRI_4 4 Generates DMA software request bit 4
|
|
DM2SRI.DM2SRI_3 3 Generates DMA software request bit 3
|
|
DM2SRI.DM2SRI_2 2 Generates DMA software request bit 2
|
|
DM2SRI.DM2SRI_1 1 Generates DMA software request bit 1
|
|
DM2SRI.DM2SRI_0 0 Generates DMA software request bit 0
|
|
DM3SRI 0x00800466 DMA3 Software Request Generation Register
|
|
DM3SRI.DM3SRI_15 15 Generates DMA software request bit 15
|
|
DM3SRI.DM3SRI_14 14 Generates DMA software request bit 14
|
|
DM3SRI.DM3SRI_13 13 Generates DMA software request bit 13
|
|
DM3SRI.DM3SRI_12 12 Generates DMA software request bit 12
|
|
DM3SRI.DM3SRI_11 11 Generates DMA software request bit 11
|
|
DM3SRI.DM3SRI_10 10 Generates DMA software request bit 10
|
|
DM3SRI.DM3SRI_9 9 Generates DMA software request bit 9
|
|
DM3SRI.DM3SRI_8 8 Generates DMA software request bit 8
|
|
DM3SRI.DM3SRI_7 7 Generates DMA software request bit 7
|
|
DM3SRI.DM3SRI_6 6 Generates DMA software request bit 6
|
|
DM3SRI.DM3SRI_5 5 Generates DMA software request bit 5
|
|
DM3SRI.DM3SRI_4 4 Generates DMA software request bit 4
|
|
DM3SRI.DM3SRI_3 3 Generates DMA software request bit 3
|
|
DM3SRI.DM3SRI_2 2 Generates DMA software request bit 2
|
|
DM3SRI.DM3SRI_1 1 Generates DMA software request bit 1
|
|
DM3SRI.DM3SRI_0 0 Generates DMA software request bit 0
|
|
DM4SRI 0x00800468 DMA4 Software Request Generation Register
|
|
DM4SRI.DM4SRI_15 15 Generates DMA software request bit 15
|
|
DM4SRI.DM4SRI_14 14 Generates DMA software request bit 14
|
|
DM4SRI.DM4SRI_13 13 Generates DMA software request bit 13
|
|
DM4SRI.DM4SRI_12 12 Generates DMA software request bit 12
|
|
DM4SRI.DM4SRI_11 11 Generates DMA software request bit 11
|
|
DM4SRI.DM4SRI_10 10 Generates DMA software request bit 10
|
|
DM4SRI.DM4SRI_9 9 Generates DMA software request bit 9
|
|
DM4SRI.DM4SRI_8 8 Generates DMA software request bit 8
|
|
DM4SRI.DM4SRI_7 7 Generates DMA software request bit 7
|
|
DM4SRI.DM4SRI_6 6 Generates DMA software request bit 6
|
|
DM4SRI.DM4SRI_5 5 Generates DMA software request bit 5
|
|
DM4SRI.DM4SRI_4 4 Generates DMA software request bit 4
|
|
DM4SRI.DM4SRI_3 3 Generates DMA software request bit 3
|
|
DM4SRI.DM4SRI_2 2 Generates DMA software request bit 2
|
|
DM4SRI.DM4SRI_1 1 Generates DMA software request bit 1
|
|
DM4SRI.DM4SRI_0 0 Generates DMA software request bit 0
|
|
RESERVED0080046A 0x0080046A RESERVED
|
|
RESERVED0080046B 0x0080046B RESERVED
|
|
RESERVED0080046C 0x0080046C RESERVED
|
|
RESERVED0080046D 0x0080046D RESERVED
|
|
RESERVED0080046E 0x0080046E RESERVED
|
|
RESERVED0080046F 0x0080046F RESERVED
|
|
DM5SRI 0x00800470 DMA5 Software Request Generation Register
|
|
DM5SRI.DM5SRI_15 15 Generates DMA software request bit 15
|
|
DM5SRI.DM5SRI_14 14 Generates DMA software request bit 14
|
|
DM5SRI.DM5SRI_13 13 Generates DMA software request bit 13
|
|
DM5SRI.DM5SRI_12 12 Generates DMA software request bit 12
|
|
DM5SRI.DM5SRI_11 11 Generates DMA software request bit 11
|
|
DM5SRI.DM5SRI_10 10 Generates DMA software request bit 10
|
|
DM5SRI.DM5SRI_9 9 Generates DMA software request bit 9
|
|
DM5SRI.DM5SRI_8 8 Generates DMA software request bit 8
|
|
DM5SRI.DM5SRI_7 7 Generates DMA software request bit 7
|
|
DM5SRI.DM5SRI_6 6 Generates DMA software request bit 6
|
|
DM5SRI.DM5SRI_5 5 Generates DMA software request bit 5
|
|
DM5SRI.DM5SRI_4 4 Generates DMA software request bit 4
|
|
DM5SRI.DM5SRI_3 3 Generates DMA software request bit 3
|
|
DM5SRI.DM5SRI_2 2 Generates DMA software request bit 2
|
|
DM5SRI.DM5SRI_1 1 Generates DMA software request bit 1
|
|
DM5SRI.DM5SRI_0 0 Generates DMA software request bit 0
|
|
DM6SRI 0x00800472 DMA6 Software Request Generation Register
|
|
DM6SRI.DM6SRI_15 15 Generates DMA software request bit 15
|
|
DM6SRI.DM6SRI_14 14 Generates DMA software request bit 14
|
|
DM6SRI.DM6SRI_13 13 Generates DMA software request bit 13
|
|
DM6SRI.DM6SRI_12 12 Generates DMA software request bit 12
|
|
DM6SRI.DM6SRI_11 11 Generates DMA software request bit 11
|
|
DM6SRI.DM6SRI_10 10 Generates DMA software request bit 10
|
|
DM6SRI.DM6SRI_9 9 Generates DMA software request bit 9
|
|
DM6SRI.DM6SRI_8 8 Generates DMA software request bit 8
|
|
DM6SRI.DM6SRI_7 7 Generates DMA software request bit 7
|
|
DM6SRI.DM6SRI_6 6 Generates DMA software request bit 6
|
|
DM6SRI.DM6SRI_5 5 Generates DMA software request bit 5
|
|
DM6SRI.DM6SRI_4 4 Generates DMA software request bit 4
|
|
DM6SRI.DM6SRI_3 3 Generates DMA software request bit 3
|
|
DM6SRI.DM6SRI_2 2 Generates DMA software request bit 2
|
|
DM6SRI.DM6SRI_1 1 Generates DMA software request bit 1
|
|
DM6SRI.DM6SRI_0 0 Generates DMA software request bit 0
|
|
DM7SRI 0x00800474 DMA7 Software Request Generation Register
|
|
DM7SRI.DM7SRI_15 15 Generates DMA software request bit 15
|
|
DM7SRI.DM7SRI_14 14 Generates DMA software request bit 14
|
|
DM7SRI.DM7SRI_13 13 Generates DMA software request bit 13
|
|
DM7SRI.DM7SRI_12 12 Generates DMA software request bit 12
|
|
DM7SRI.DM7SRI_11 11 Generates DMA software request bit 11
|
|
DM7SRI.DM7SRI_10 10 Generates DMA software request bit 10
|
|
DM7SRI.DM7SRI_9 9 Generates DMA software request bit 9
|
|
DM7SRI.DM7SRI_8 8 Generates DMA software request bit 8
|
|
DM7SRI.DM7SRI_7 7 Generates DMA software request bit 7
|
|
DM7SRI.DM7SRI_6 6 Generates DMA software request bit 6
|
|
DM7SRI.DM7SRI_5 5 Generates DMA software request bit 5
|
|
DM7SRI.DM7SRI_4 4 Generates DMA software request bit 4
|
|
DM7SRI.DM7SRI_3 3 Generates DMA software request bit 3
|
|
DM7SRI.DM7SRI_2 2 Generates DMA software request bit 2
|
|
DM7SRI.DM7SRI_1 1 Generates DMA software request bit 1
|
|
DM7SRI.DM7SRI_0 0 Generates DMA software request bit 0
|
|
DM8SRI 0x00800476 DMA8 Software Request Generation Register
|
|
DM8SRI.DM8SRI_15 15 Generates DMA software request bit 15
|
|
DM8SRI.DM8SRI_14 14 Generates DMA software request bit 14
|
|
DM8SRI.DM8SRI_13 13 Generates DMA software request bit 13
|
|
DM8SRI.DM8SRI_12 12 Generates DMA software request bit 12
|
|
DM8SRI.DM8SRI_11 11 Generates DMA software request bit 11
|
|
DM8SRI.DM8SRI_10 10 Generates DMA software request bit 10
|
|
DM8SRI.DM8SRI_9 9 Generates DMA software request bit 9
|
|
DM8SRI.DM8SRI_8 8 Generates DMA software request bit 8
|
|
DM8SRI.DM8SRI_7 7 Generates DMA software request bit 7
|
|
DM8SRI.DM8SRI_6 6 Generates DMA software request bit 6
|
|
DM8SRI.DM8SRI_5 5 Generates DMA software request bit 5
|
|
DM8SRI.DM8SRI_4 4 Generates DMA software request bit 4
|
|
DM8SRI.DM8SRI_3 3 Generates DMA software request bit 3
|
|
DM8SRI.DM8SRI_2 2 Generates DMA software request bit 2
|
|
DM8SRI.DM8SRI_1 1 Generates DMA software request bit 1
|
|
DM8SRI.DM8SRI_0 0 Generates DMA software request bit 0
|
|
DM9SRI 0x00800478 DMA9 Software Request Generation Register
|
|
DM9SRI.DM9SRI_15 15 Generates DMA software request bit 15
|
|
DM9SRI.DM9SRI_14 14 Generates DMA software request bit 14
|
|
DM9SRI.DM9SRI_13 13 Generates DMA software request bit 13
|
|
DM9SRI.DM9SRI_12 12 Generates DMA software request bit 12
|
|
DM9SRI.DM9SRI_11 11 Generates DMA software request bit 11
|
|
DM9SRI.DM9SRI_10 10 Generates DMA software request bit 10
|
|
DM9SRI.DM9SRI_9 9 Generates DMA software request bit 9
|
|
DM9SRI.DM9SRI_8 8 Generates DMA software request bit 8
|
|
DM9SRI.DM9SRI_7 7 Generates DMA software request bit 7
|
|
DM9SRI.DM9SRI_6 6 Generates DMA software request bit 6
|
|
DM9SRI.DM9SRI_5 5 Generates DMA software request bit 5
|
|
DM9SRI.DM9SRI_4 4 Generates DMA software request bit 4
|
|
DM9SRI.DM9SRI_3 3 Generates DMA software request bit 3
|
|
DM9SRI.DM9SRI_2 2 Generates DMA software request bit 2
|
|
DM9SRI.DM9SRI_1 1 Generates DMA software request bit 1
|
|
DM9SRI.DM9SRI_0 0 Generates DMA software request bit 0
|
|
P0DATA 0x00800700 P0 Data Register
|
|
P0DATA.P07DT 7 Port P07 data
|
|
P0DATA.P06DT 6 Port P06 data
|
|
P0DATA.P05DT 5 Port P05 data
|
|
P0DATA.P04DT 4 Port P04 data
|
|
P0DATA.P03DT 3 Port P03 data
|
|
P0DATA.P02DT 2 Port P02 data
|
|
P0DATA.P01DT 1 Port P01 data
|
|
P0DATA.P00DT 0 Port P00 data
|
|
P1DATA 0x00800701 P1 Data Register
|
|
P1DATA.P17DT 7 Port P17 data
|
|
P1DATA.P16DT 6 Port P16 data
|
|
P1DATA.P15DT 5 Port P15 data
|
|
P1DATA.P14DT 4 Port P14 data
|
|
P1DATA.P13DT 3 Port P13 data
|
|
P1DATA.P12DT 2 Port P12 data
|
|
P1DATA.P11DT 1 Port P11 data
|
|
P1DATA.P10DT 0 Port P10 data
|
|
P2DATA 0x00800702 P2 Data Register
|
|
P2DATA.P27DT 7 Port P27 data
|
|
P2DATA.P26DT 6 Port P26 data
|
|
P2DATA.P25DT 5 Port P25 data
|
|
P2DATA.P24DT 4 Port P24 data
|
|
P2DATA.P23DT 3 Port P23 data
|
|
P2DATA.P22DT 2 Port P22 data
|
|
P2DATA.P21DT 1 Port P21 data
|
|
P2DATA.P20DT 0 Port P20 data
|
|
P3DATA 0x00800703 P3 Data Register
|
|
P3DATA.P37DT 7 Port P37 data
|
|
P3DATA.P36DT 6 Port P36 data
|
|
P3DATA.P35DT 5 Port P35 data
|
|
P3DATA.P34DT 4 Port P34 data
|
|
P3DATA.P33DT 3 Port P33 data
|
|
P3DATA.P32DT 2 Port P32 data
|
|
P3DATA.P31DT 1 Port P31 data
|
|
P3DATA.P30DT 0 Port P30 data
|
|
P4DATA 0x00800704 P4 Data Register
|
|
P4DATA.P47DT 7 Port P47 data
|
|
P4DATA.P46DT 6 Port P46 data
|
|
P4DATA.P45DT 5 Port P45 data
|
|
P4DATA.P44DT 4 Port P44 data
|
|
P4DATA.P43DT 3 Port P43 data
|
|
P4DATA.P42DT 2 Port P42 data
|
|
P4DATA.P41DT 1 Port P41 data
|
|
P4DATA.P40DT 0 Port P40 data
|
|
RESERVED00800705 0x00800705 RESERVED
|
|
P6DATA 0x00800706 P6 Data Register
|
|
P6DATA.P67DT 7 Port P67 data
|
|
P6DATA.P66DT 6 Port P66 data
|
|
P6DATA.P65DT 5 Port P65 data
|
|
P6DATA.P64DT 4 Port P64 data
|
|
P6DATA.P63DT 3 Port P63 data
|
|
P6DATA.P62DT 2 Port P62 data
|
|
P6DATA.P61DT 1 Port P61 data
|
|
P6DATA.P60DT 0 Port P60 data
|
|
P7DATA 0x00800707 P7 Data Register
|
|
P7DATA.P77DT 7 Port P77 data
|
|
P7DATA.P76DT 6 Port P76 data
|
|
P7DATA.P75DT 5 Port P75 data
|
|
P7DATA.P74DT 4 Port P74 data
|
|
P7DATA.P73DT 3 Port P73 data
|
|
P7DATA.P72DT 2 Port P72 data
|
|
P7DATA.P71DT 1 Port P71 data
|
|
P7DATA.P70DT 0 Port P70 data
|
|
P8DATA 0x00800708 P8 Data Register
|
|
P8DATA.P87DT 7 Port P87 data
|
|
P8DATA.P86DT 6 Port P86 data
|
|
P8DATA.P85DT 5 Port P85 data
|
|
P8DATA.P84DT 4 Port P84 data
|
|
P8DATA.P83DT 3 Port P83 data
|
|
P8DATA.P82DT 2 Port P82 data
|
|
P8DATA.P81DT 1 Port P81 data
|
|
P8DATA.P80DT 0 Port P80 data
|
|
P9DATA 0x00800709 P9 Data Register
|
|
P9DATA.P97DT 7 Port P97 data
|
|
P9DATA.P96DT 6 Port P96 data
|
|
P9DATA.P95DT 5 Port P95 data
|
|
P9DATA.P94DT 4 Port P94 data
|
|
P9DATA.P93DT 3 Port P93 data
|
|
P9DATA.P92DT 2 Port P92 data
|
|
P9DATA.P91DT 1 Port P91 data
|
|
P9DATA.P90DT 0 Port P90 data
|
|
P10DATA 0x0080070A P10 Data Register
|
|
P10DATA.P107DT 7 Port P107 data
|
|
P10DATA.P106DT 6 Port P106 data
|
|
P10DATA.P105DT 5 Port P105 data
|
|
P10DATA.P104DT 4 Port P104 data
|
|
P10DATA.P103DT 3 Port P103 data
|
|
P10DATA.P102DT 2 Port P102 data
|
|
P10DATA.P101DT 1 Port P101 data
|
|
P10DATA.P100DT 0 Port P100 data
|
|
P11DATA 0x0080070B P11 Data Register
|
|
P11DATA.P117DT 7 Port P117 data
|
|
P11DATA.P116DT 6 Port P116 data
|
|
P11DATA.P115DT 5 Port P115 data
|
|
P11DATA.P114DT 4 Port P114 data
|
|
P11DATA.P113DT 3 Port P113 data
|
|
P11DATA.P112DT 2 Port P112 data
|
|
P11DATA.P111DT 1 Port P111 data
|
|
P11DATA.P110DT 0 Port P110 data
|
|
P12DATA 0x0080070C P12 Data Register
|
|
P12DATA.P127DT 7 Port P127 data
|
|
P12DATA.P126DT 6 Port P126 data
|
|
P12DATA.P125DT 5 Port P125 data
|
|
P12DATA.P124DT 4 Port P124 data
|
|
P12DATA.P123DT 3 Port P123 data
|
|
P12DATA.P122DT 2 Port P122 data
|
|
P12DATA.P121DT 1 Port P121 data
|
|
P12DATA.P120DT 0 Port P120 data
|
|
P13DATA 0x0080070D P13 Data Register
|
|
P13DATA.P137DT 7 Port P137 data
|
|
P13DATA.P136DT 6 Port P136 data
|
|
P13DATA.P135DT 5 Port P135 data
|
|
P13DATA.P134DT 4 Port P134 data
|
|
P13DATA.P133DT 3 Port P133 data
|
|
P13DATA.P132DT 2 Port P132 data
|
|
P13DATA.P131DT 1 Port P131 data
|
|
P13DATA.P130DT 0 Port P130 data
|
|
P14DATA 0x0080070E P14 Data Register
|
|
P14DATA.P147DT 7 Port P147 data
|
|
P14DATA.P146DT 6 Port P146 data
|
|
P14DATA.P145DT 5 Port P145 data
|
|
P14DATA.P144DT 4 Port P144 data
|
|
P14DATA.P143DT 3 Port P143 data
|
|
P14DATA.P142DT 2 Port P142 data
|
|
P14DATA.P141DT 1 Port P141 data
|
|
P14DATA.P140DT 0 Port P140 data
|
|
P15DATA 0x0080070F P15 Data Register
|
|
P15DATA.P157DT 7 Port P157 data
|
|
P15DATA.P156DT 6 Port P156 data
|
|
P15DATA.P155DT 5 Port P155 data
|
|
P15DATA.P154DT 4 Port P154 data
|
|
P15DATA.P153DT 3 Port P153 data
|
|
P15DATA.P152DT 2 Port P152 data
|
|
P15DATA.P151DT 1 Port P151 data
|
|
P15DATA.P150DT 0 Port P150 data
|
|
P16DATA 0x00800710 P16 Data Register
|
|
P16DATA.P167DT 7 Port P167 data
|
|
P16DATA.P166DT 6 Port P166 data
|
|
P16DATA.P165DT 5 Port P165 data
|
|
P16DATA.P164DT 4 Port P164 data
|
|
P16DATA.P163DT 3 Port P163 data
|
|
P16DATA.P162DT 2 Port P162 data
|
|
P16DATA.P161DT 1 Port P161 data
|
|
P16DATA.P160DT 0 Port P160 data
|
|
P17DATA 0x00800711 P17 Data Register
|
|
P17DATA.P177DT 7 Port P177 data
|
|
P17DATA.P176DT 6 Port P176 data
|
|
P17DATA.P175DT 5 Port P175 data
|
|
P17DATA.P174DT 4 Port P174 data
|
|
P17DATA.P173DT 3 Port P173 data
|
|
P17DATA.P172DT 2 Port P172 data
|
|
P17DATA.P171DT 1 Port P171 data
|
|
P17DATA.P170DT 0 Port P170 data
|
|
P18DATA 0x00800712 P18 Data Register
|
|
P18DATA.P187DT 7 Port P187 data
|
|
P18DATA.P186DT 6 Port P186 data
|
|
P18DATA.P185DT 5 Port P185 data
|
|
P18DATA.P184DT 4 Port P184 data
|
|
P18DATA.P183DT 3 Port P183 data
|
|
P18DATA.P182DT 2 Port P182 data
|
|
P18DATA.P181DT 1 Port P181 data
|
|
P18DATA.P180DT 0 Port P180 data
|
|
P19DATA 0x00800713 P19 Data Register
|
|
P19DATA.P197DT 7 Port P197 data
|
|
P19DATA.P196DT 6 Port P196 data
|
|
P19DATA.P195DT 5 Port P195 data
|
|
P19DATA.P194DT 4 Port P194 data
|
|
P19DATA.P193DT 3 Port P193 data
|
|
P19DATA.P192DT 2 Port P192 data
|
|
P19DATA.P191DT 1 Port P191 data
|
|
P19DATA.P190DT 0 Port P190 data
|
|
P20DATA 0x00800714 P20 Data Register
|
|
P20DATA.P207DT 7 Port P207 data
|
|
P20DATA.P206DT 6 Port P206 data
|
|
P20DATA.P205DT 5 Port P205 data
|
|
P20DATA.P204DT 4 Port P204 data
|
|
P20DATA.P203DT 3 Port P203 data
|
|
P20DATA.P202DT 2 Port P202 data
|
|
P20DATA.P201DT 1 Port P201 data
|
|
P20DATA.P200DT 0 Port P200 data
|
|
P21DATA 0x00800715 P21 Data Register
|
|
P21DATA.P217DT 7 Port P217 data
|
|
P21DATA.P216DT 6 Port P216 data
|
|
P21DATA.P215DT 5 Port P215 data
|
|
P21DATA.P214DT 4 Port P214 data
|
|
P21DATA.P213DT 3 Port P213 data
|
|
P21DATA.P212DT 2 Port P212 data
|
|
P21DATA.P211DT 1 Port P211 data
|
|
P21DATA.P210DT 0 Port P210 data
|
|
P22DATA 0x00800716 P22 Data Register
|
|
P22DATA.P227DT 7 Port P227 data
|
|
P22DATA.P226DT 6 Port P226 data
|
|
P22DATA.P225DT 5 Port P225 data
|
|
P22DATA.P224DT 4 Port P224 data
|
|
P22DATA.P223DT 3 Port P223 data
|
|
P22DATA.P222DT 2 Port P222 data
|
|
P22DATA.P221DT 1 Port P221 data
|
|
P22DATA.P220DT 0 Port P220 data
|
|
RESERVED00800717 0x00800717 RESERVED
|
|
RESERVED00800718 0x00800718 RESERVED
|
|
RESERVED00800719 0x00800719 RESERVED
|
|
RESERVED0080071A 0x0080071A RESERVED
|
|
RESERVED0080071B 0x0080071B RESERVED
|
|
RESERVED0080071C 0x0080071C RESERVED
|
|
RESERVED0080071D 0x0080071D RESERVED
|
|
RESERVED0080071E 0x0080071E RESERVED
|
|
RESERVED0080071F 0x0080071F RESERVED
|
|
P0DIR 0x00800720 P0 Direction Register
|
|
P0DIR.P07DIR 7 Port P07 direction bit
|
|
P0DIR.P06DIR 6 Port P06 direction bit
|
|
P0DIR.P05DIR 5 Port P05 direction bit
|
|
P0DIR.P04DIR 4 Port P04 direction bit
|
|
P0DIR.P03DIR 3 Port P03 direction bit
|
|
P0DIR.P02DIR 2 Port P02 direction bit
|
|
P0DIR.P01DIR 1 Port P01 direction bit
|
|
P0DIR.P00DIR 0 Port P00 direction bit
|
|
P1DIR 0x00800721 P1 Direction Register
|
|
P1DIR.P17DIR 7 Port P17 direction bit
|
|
P1DIR.P16DIR 6 Port P16 direction bit
|
|
P1DIR.P15DIR 5 Port P15 direction bit
|
|
P1DIR.P14DIR 4 Port P14 direction bit
|
|
P1DIR.P13DIR 3 Port P13 direction bit
|
|
P1DIR.P12DIR 2 Port P12 direction bit
|
|
P1DIR.P11DIR 1 Port P11 direction bit
|
|
P1DIR.P10DIR 0 Port P10 direction bit
|
|
P2DIR 0x00800722 P2 Direction Register
|
|
P2DIR.P27DIR 7 Port P27 direction bit
|
|
P2DIR.P26DIR 6 Port P26 direction bit
|
|
P2DIR.P25DIR 5 Port P25 direction bit
|
|
P2DIR.P24DIR 4 Port P24 direction bit
|
|
P2DIR.P23DIR 3 Port P23 direction bit
|
|
P2DIR.P22DIR 2 Port P22 direction bit
|
|
P2DIR.P21DIR 1 Port P21 direction bit
|
|
P2DIR.P20DIR 0 Port P20 direction bit
|
|
P3DIR 0x00800723 P3 Direction Register
|
|
P3DIR.P37DIR 7 Port P37 direction bit
|
|
P3DIR.P36DIR 6 Port P36 direction bit
|
|
P3DIR.P35DIR 5 Port P35 direction bit
|
|
P3DIR.P34DIR 4 Port P34 direction bit
|
|
P3DIR.P33DIR 3 Port P33 direction bit
|
|
P3DIR.P32DIR 2 Port P32 direction bit
|
|
P3DIR.P31DIR 1 Port P31 direction bit
|
|
P3DIR.P30DIR 0 Port P30 direction bit
|
|
P4DIR 0x00800724 P4 Direction Register
|
|
P4DIR.P47DIR 7 Port P47 direction bit
|
|
P4DIR.P46DIR 6 Port P46 direction bit
|
|
P4DIR.P45DIR 5 Port P45 direction bit
|
|
P4DIR.P44DIR 4 Port P44 direction bit
|
|
P4DIR.P43DIR 3 Port P43 direction bit
|
|
P4DIR.P42DIR 2 Port P42 direction bit
|
|
P4DIR.P41DIR 1 Port P41 direction bit
|
|
P4DIR.P40DIR 0 Port P40 direction bit
|
|
RESERVED00800725 0x00800725 RESERVED
|
|
P6DIR 0x00800726 P6 Direction Register
|
|
P6DIR.P67DIR 7 Port P67 direction bit
|
|
P6DIR.P66DIR 6 Port P66 direction bit
|
|
P6DIR.P65DIR 5 Port P65 direction bit
|
|
P6DIR.P64DIR 4 Port P64 direction bit
|
|
P6DIR.P63DIR 3 Port P63 direction bit
|
|
P6DIR.P62DIR 2 Port P62 direction bit
|
|
P6DIR.P61DIR 1 Port P61 direction bit
|
|
P6DIR.P60DIR 0 Port P60 direction bit
|
|
P7DIR 0x00800727 P7 Direction Register
|
|
P7DIR.P77DIR 7 Port P77 direction bit
|
|
P7DIR.P76DIR 6 Port P76 direction bit
|
|
P7DIR.P75DIR 5 Port P75 direction bit
|
|
P7DIR.P74DIR 4 Port P74 direction bit
|
|
P7DIR.P73DIR 3 Port P73 direction bit
|
|
P7DIR.P72DIR 2 Port P72 direction bit
|
|
P7DIR.P71DIR 1 Port P71 direction bit
|
|
P7DIR.P70DIR 0 Port P70 direction bit
|
|
P8DIR 0x00800728 P8 Direction Register
|
|
P8DIR.P87DIR 7 Port P87 direction bit
|
|
P8DIR.P86DIR 6 Port P86 direction bit
|
|
P8DIR.P85DIR 5 Port P85 direction bit
|
|
P8DIR.P84DIR 4 Port P84 direction bit
|
|
P8DIR.P83DIR 3 Port P83 direction bit
|
|
P8DIR.P82DIR 2 Port P82 direction bit
|
|
P8DIR.P81DIR 1 Port P81 direction bit
|
|
P8DIR.P80DIR 0 Port P80 direction bit
|
|
P9DIR 0x00800729 P9 Direction Register
|
|
P9DIR.P97DIR 7 Port P97 direction bit
|
|
P9DIR.P96DIR 6 Port P96 direction bit
|
|
P9DIR.P95DIR 5 Port P95 direction bit
|
|
P9DIR.P94DIR 4 Port P94 direction bit
|
|
P9DIR.P93DIR 3 Port P93 direction bit
|
|
P9DIR.P92DIR 2 Port P92 direction bit
|
|
P9DIR.P91DIR 1 Port P91 direction bit
|
|
P9DIR.P90DIR 0 Port P90 direction bit
|
|
P10DIR 0x0080072A P10 Direction Register
|
|
P10DIR.P107DIR 7 Port P107 direction bit
|
|
P10DIR.P106DIR 6 Port P106 direction bit
|
|
P10DIR.P105DIR 5 Port P105 direction bit
|
|
P10DIR.P104DIR 4 Port P104 direction bit
|
|
P10DIR.P103DIR 3 Port P103 direction bit
|
|
P10DIR.P102DIR 2 Port P102 direction bit
|
|
P10DIR.P101DIR 1 Port P101 direction bit
|
|
P10DIR.P100DIR 0 Port P100 direction bit
|
|
P11DIR 0x0080072B P11 Direction Register
|
|
P11DIR.P117DIR 7 Port P117 direction bit
|
|
P11DIR.P116DIR 6 Port P116 direction bit
|
|
P11DIR.P115DIR 5 Port P115 direction bit
|
|
P11DIR.P114DIR 4 Port P114 direction bit
|
|
P11DIR.P113DIR 3 Port P113 direction bit
|
|
P11DIR.P112DIR 2 Port P112 direction bit
|
|
P11DIR.P111DIR 1 Port P111 direction bit
|
|
P11DIR.P110DIR 0 Port P110 direction bit
|
|
P12DIR 0x0080072C P12 Direction Register
|
|
P12DIR.P127DIR 7 Port P127 direction bit
|
|
P12DIR.P126DIR 6 Port P126 direction bit
|
|
P12DIR.P125DIR 5 Port P125 direction bit
|
|
P12DIR.P124DIR 4 Port P124 direction bit
|
|
P12DIR.P123DIR 3 Port P123 direction bit
|
|
P12DIR.P122DIR 2 Port P122 direction bit
|
|
P12DIR.P121DIR 1 Port P121 direction bit
|
|
P12DIR.P120DIR 0 Port P120 direction bit
|
|
P13DIR 0x0080072D P13 Direction Register
|
|
P13DIR.P137DIR 7 Port P137 direction bit
|
|
P13DIR.P136DIR 6 Port P136 direction bit
|
|
P13DIR.P135DIR 5 Port P135 direction bit
|
|
P13DIR.P134DIR 4 Port P134 direction bit
|
|
P13DIR.P133DIR 3 Port P133 direction bit
|
|
P13DIR.P132DIR 2 Port P132 direction bit
|
|
P13DIR.P131DIR 1 Port P131 direction bit
|
|
P13DIR.P130DIR 0 Port P130 direction bit
|
|
P14DIR 0x0080072E P14 Direction Register
|
|
P14DIR.P147DIR 7 Port P147 direction bit
|
|
P14DIR.P146DIR 6 Port P146 direction bit
|
|
P14DIR.P145DIR 5 Port P145 direction bit
|
|
P14DIR.P144DIR 4 Port P144 direction bit
|
|
P14DIR.P143DIR 3 Port P143 direction bit
|
|
P14DIR.P142DIR 2 Port P142 direction bit
|
|
P14DIR.P141DIR 1 Port P141 direction bit
|
|
P14DIR.P140DIR 0 Port P140 direction bit
|
|
P15DIR 0x0080072F P15 Direction Register
|
|
P15DIR.P157DIR 7 Port P157 direction bit
|
|
P15DIR.P156DIR 6 Port P156 direction bit
|
|
P15DIR.P155DIR 5 Port P155 direction bit
|
|
P15DIR.P154DIR 4 Port P154 direction bit
|
|
P15DIR.P153DIR 3 Port P153 direction bit
|
|
P15DIR.P152DIR 2 Port P152 direction bit
|
|
P15DIR.P151DIR 1 Port P151 direction bit
|
|
P15DIR.P150DIR 0 Port P150 direction bit
|
|
P16DIR 0x00800730 P16 Direction Register
|
|
P16DIR.P167DIR 7 Port P167 direction bit
|
|
P16DIR.P166DIR 6 Port P166 direction bit
|
|
P16DIR.P165DIR 5 Port P165 direction bit
|
|
P16DIR.P164DIR 4 Port P164 direction bit
|
|
P16DIR.P163DIR 3 Port P163 direction bit
|
|
P16DIR.P162DIR 2 Port P162 direction bit
|
|
P16DIR.P161DIR 1 Port P161 direction bit
|
|
P16DIR.P160DIR 0 Port P160 direction bit
|
|
P17DIR 0x00800731 P17 Direction Register
|
|
P17DIR.P177DIR 7 Port P177 direction bit
|
|
P17DIR.P176DIR 6 Port P176 direction bit
|
|
P17DIR.P175DIR 5 Port P175 direction bit
|
|
P17DIR.P174DIR 4 Port P174 direction bit
|
|
P17DIR.P173DIR 3 Port P173 direction bit
|
|
P17DIR.P172DIR 2 Port P172 direction bit
|
|
P17DIR.P171DIR 1 Port P171 direction bit
|
|
P17DIR.P170DIR 0 Port P170 direction bit
|
|
P18DIR 0x00800732 P18 Direction Register
|
|
P18DIR.P187DIR 7 Port P187 direction bit
|
|
P18DIR.P186DIR 6 Port P186 direction bit
|
|
P18DIR.P185DIR 5 Port P185 direction bit
|
|
P18DIR.P184DIR 4 Port P184 direction bit
|
|
P18DIR.P183DIR 3 Port P183 direction bit
|
|
P18DIR.P182DIR 2 Port P182 direction bit
|
|
P18DIR.P181DIR 1 Port P181 direction bit
|
|
P18DIR.P180DIR 0 Port P180 direction bit
|
|
P19DIR 0x00800733 P19 Direction Register
|
|
P19DIR.P197DIR 7 Port P197 direction bit
|
|
P19DIR.P196DIR 6 Port P196 direction bit
|
|
P19DIR.P195DIR 5 Port P195 direction bit
|
|
P19DIR.P194DIR 4 Port P194 direction bit
|
|
P19DIR.P193DIR 3 Port P193 direction bit
|
|
P19DIR.P192DIR 2 Port P192 direction bit
|
|
P19DIR.P191DIR 1 Port P191 direction bit
|
|
P19DIR.P190DIR 0 Port P190 direction bit
|
|
P20DIR 0x00800734 P20 Direction Register
|
|
P20DIR.P207DIR 7 Port P207 direction bit
|
|
P20DIR.P206DIR 6 Port P206 direction bit
|
|
P20DIR.P205DIR 5 Port P205 direction bit
|
|
P20DIR.P204DIR 4 Port P204 direction bit
|
|
P20DIR.P203DIR 3 Port P203 direction bit
|
|
P20DIR.P202DIR 2 Port P202 direction bit
|
|
P20DIR.P201DIR 1 Port P201 direction bit
|
|
P20DIR.P200DIR 0 Port P200 direction bit
|
|
P21DIR 0x00800735 P21 Direction Register
|
|
P21DIR.P217DIR 7 Port P217 direction bit
|
|
P21DIR.P216DIR 6 Port P216 direction bit
|
|
P21DIR.P215DIR 5 Port P215 direction bit
|
|
P21DIR.P214DIR 4 Port P214 direction bit
|
|
P21DIR.P213DIR 3 Port P213 direction bit
|
|
P21DIR.P212DIR 2 Port P212 direction bit
|
|
P21DIR.P211DIR 1 Port P211 direction bit
|
|
P21DIR.P210DIR 0 Port P210 direction bit
|
|
P22DIR 0x00800736 P22 Direction Register
|
|
P22DIR.P227DIR 7 Port P227 direction bit
|
|
P22DIR.P226DIR 6 Port P226 direction bit
|
|
P22DIR.P225DIR 5 Port P225 direction bit
|
|
P22DIR.P224DIR 4 Port P224 direction bit
|
|
P22DIR.P223DIR 3 Port P223 direction bit
|
|
P22DIR.P222DIR 2 Port P222 direction bit
|
|
P22DIR.P221DIR 1 Port P221 direction bit
|
|
P22DIR.P220DIR 0 Port P220 direction bit
|
|
RESERVED00800737 0x00800737 RESERVED
|
|
RESERVED00800738 0x00800738 RESERVED
|
|
RESERVED00800739 0x00800739 RESERVED
|
|
RESERVED0080073A 0x0080073A RESERVED
|
|
RESERVED0080073B 0x0080073B RESERVED
|
|
RESERVED0080073C 0x0080073C RESERVED
|
|
RESERVED0080073D 0x0080073D RESERVED
|
|
RESERVED0080073E 0x0080073E RESERVED
|
|
RESERVED0080073F 0x0080073F RESERVED
|
|
RESERVED00800740 0x00800740 RESERVED
|
|
RESERVED00800741 0x00800741 RESERVED
|
|
RESERVED00800742 0x00800742 RESERVED
|
|
RESERVED00800743 0x00800743 RESERVED
|
|
RESERVED00800744 0x00800744 RESERVED
|
|
PIEN 0x00800745 Port Input Function Enable Register
|
|
PIEN.PIEN0 15 Port input function enable bit
|
|
P6MOD 0x00800746 P6 Operation Mode Register
|
|
P6MOD.P67MOD 7 Port P67 operation mode
|
|
P6MOD.P66MOD 6 Port P66 operation mode
|
|
P6MOD.P65MOD 5 Port P65 operation mode
|
|
P7MOD 0x00800747 P7 Operation Mode Register
|
|
P7MOD.P77MOD 15 Port P77 operation mode
|
|
P7MOD.P76MOD 14 Port P76 operation mode
|
|
P7MOD.P75MOD 13 Port P75 operation mode
|
|
P7MOD.P74MOD 12 Port P74 operation mode
|
|
P7MOD.P73MOD 11 Port P73 operation mode
|
|
P7MOD.P72MOD 10 Port P72 operation mode
|
|
P7MOD.P71MOD 9 Port P71 operation mode
|
|
P7MOD.P70MOD 8 Port P70 operation mode
|
|
P8MOD 0x00800748 P8 Operation Mode Register
|
|
P8MOD.P87MOD 7 Port P87 operation mode
|
|
P8MOD.P86MOD 6 Port P86 operation mode
|
|
P8MOD.P85MOD 5 Port P85 operation mode
|
|
P8MOD.P84MOD 4 Port P84 operation mode
|
|
P8MOD.P83MOD 3 Port P83 operation mode
|
|
P8MOD.P82MOD 2 Port P82 operation mode
|
|
P9MOD 0x00800749 P9 Operation Mode Register
|
|
P9MOD.P97MOD 15 Port P97 operation mode
|
|
P9MOD.P96MOD 14 Port P96 operation mode
|
|
P9MOD.P95MOD 13 Port P95 operation mode
|
|
P9MOD.P94MOD 12 Port P94 operation mode
|
|
P9MOD.P93MOD 11 Port P93 operation mode
|
|
P10MOD 0x0080074A P10 Operation Mode Register
|
|
P10MOD.P107MOD 7 Port P107 operation mode
|
|
P10MOD.P106MOD 6 Port P106 operation mode
|
|
P10MOD.P105MOD 5 Port P105 operation mode
|
|
P10MOD.P104MOD 4 Port P104 operation mode
|
|
P10MOD.P103MOD 3 Port P103 operation mode
|
|
P10MOD.P102MOD 2 Port P102 operation mode
|
|
P10MOD.P101MOD 1 Port P101 operation mode
|
|
P10MOD.P100MOD 0 Port P100 operation mode
|
|
P11MOD 0x0080074B P11 Operation Mode Register
|
|
P11MOD.P117MOD 15 Port P117 operation mode
|
|
P11MOD.P116MOD 14 Port P116 operation mode
|
|
P11MOD.P115MOD 13 Port P115 operation mode
|
|
P11MOD.P114MOD 12 Port P114 operation mode
|
|
P11MOD.P113MOD 11 Port P113 operation mode
|
|
P11MOD.P112MOD 10 Port P112 operation mode
|
|
P11MOD.P111MOD 9 Port P111 operation mode
|
|
P11MOD.P110MOD 8 Port P110 operation mode
|
|
P12MOD 0x0080074C P12 Operation Mode Register
|
|
P12MOD.P127MOD 7 Port P127 operation mode
|
|
P12MOD.P126MOD 6 Port P126 operation mode
|
|
P12MOD.P125MOD 5 Port P125 operation mode
|
|
P12MOD.P124MOD 4 Port P124 operation mode
|
|
P13MOD 0x0080074D P13 Operation Mode Register
|
|
P13MOD.P137MOD 15 Port P137 operation mode
|
|
P13MOD.P136MOD 14 Port P136 operation mode
|
|
P13MOD.P135MOD 13 Port P135 operation mode
|
|
P13MOD.P134MOD 12 Port P134 operation mode
|
|
P13MOD.P133MOD 11 Port P133 operation mode
|
|
P13MOD.P132MOD 10 Port P132 operation mode
|
|
P13MOD.P131MOD 9 Port P131 operation mode
|
|
P13MOD.P130MOD 8 Port P130 operation mode
|
|
P14MOD 0x0080074E P14 Operation Mode Register
|
|
P14MOD.P147MOD 7 Port P147 operation mode
|
|
P14MOD.P146MOD 6 Port P146 operation mode
|
|
P14MOD.P145MOD 5 Port P145 operation mode
|
|
P14MOD.P144MOD 4 Port P144 operation mode
|
|
P14MOD.P143MOD 3 Port P143 operation mode
|
|
P14MOD.P142MOD 2 Port P142 operation mode
|
|
P14MOD.P141MOD 1 Port P141 operation mode
|
|
P14MOD.P140MOD 0 Port P140 operation mode
|
|
P15MOD 0x0080074F P15 Operation Mode Register
|
|
P15MOD.P157MOD 15 Port P157 operation mode
|
|
P15MOD.P156MOD 14 Port P156 operation mode
|
|
P15MOD.P155MOD 13 Port P155 operation mode
|
|
P15MOD.P154MOD 12 Port P154 operation mode
|
|
P15MOD.P153MOD 11 Port P153 operation mode
|
|
P15MOD.P152MOD 10 Port P152 operation mode
|
|
P15MOD.P151MOD 9 Port P151 operation mode
|
|
P15MOD.P150MOD 8 Port P150 operation mode
|
|
P16MOD 0x00800750 P16 Operation Mode Register
|
|
P16MOD.P167MOD 7 Port P167 operation mode
|
|
P16MOD.P166MOD 6 Port P166 operation mode
|
|
P16MOD.P165MOD 5 Port P165 operation mode
|
|
P16MOD.P164MOD 4 Port P164 operation mode
|
|
P16MOD.P163MOD 3 Port P163 operation mode
|
|
P16MOD.P162MOD 2 Port P162 operation mode
|
|
P16MOD.P161MOD 1 Port P161 operation mode
|
|
P16MOD.P160MOD 0 Port P160 operation mode
|
|
P17MOD 0x00800751 P17 Operation Mode Register
|
|
P17MOD.P177MOD 15 Port P177 operation mode
|
|
P17MOD.P176MOD 14 Port P176 operation mode
|
|
P17MOD.P175MOD 13 Port P175 operation mode
|
|
P17MOD.P174MOD 12 Port P174 operation mode
|
|
P18MOD 0x00800752 P18 Operation Mode Register
|
|
P18MOD.P187MOD 7 Port P187 operation mode
|
|
P18MOD.P186MOD 6 Port P186 operation mode
|
|
P18MOD.P185MOD 5 Port P185 operation mode
|
|
P18MOD.P184MOD 4 Port P184 operation mode
|
|
P18MOD.P183MOD 3 Port P183 operation mode
|
|
P18MOD.P182MOD 2 Port P182 operation mode
|
|
P18MOD.P181MOD 1 Port P181 operation mode
|
|
P18MOD.P180MOD 0 Port P180 operation mode
|
|
P19MOD 0x00800753 P19 Operation Mode Register
|
|
P19MOD.P197MOD 15 Port P197 operation mode
|
|
P19MOD.P196MOD 14 Port P196 operation mode
|
|
P19MOD.P195MOD 13 Port P195 operation mode
|
|
P19MOD.P194MOD 12 Port P194 operation mode
|
|
P19MOD.P193MOD 11 Port P193 operation mode
|
|
P19MOD.P192MOD 10 Port P192 operation mode
|
|
P19MOD.P191MOD 9 Port P191 operation mode
|
|
P19MOD.P190MOD 8 Port P190 operation mode
|
|
P20MOD 0x00800754 P20 Operation Mode Register
|
|
P20MOD.P203MOD 3 Port P203 operation mode
|
|
P20MOD.P202MOD 2 Port P202 operation mode
|
|
P20MOD.P201MOD 1 Port P201 operation mode
|
|
P20MOD.P200MOD 0 Port P200 operation mode
|
|
P21MOD 0x00800755 P21 Operation Mode Register
|
|
P21MOD.P217MOD 15 Port P217 operation mode
|
|
P21MOD.P216MOD 14 Port P216 operation mode
|
|
P21MOD.P215MOD 13 Port P215 operation mode
|
|
P21MOD.P214MOD 12 Port P214 operation mode
|
|
P21MOD.P213MOD 11 Port P213 operation mode
|
|
P21MOD.P212MOD 10 Port P212 operation mode
|
|
P21MOD.P211MOD 9 Port P211 operation mode
|
|
P21MOD.P210MOD 8 Port P210 operation mode
|
|
P22MOD 0x00800756 P22 Operation Mode Register
|
|
P22MOD.P225MOD 5 Port P225 operation mode
|
|
P22MOD.P224MOD 4 Port P224 operation mode
|
|
P22MOD.P220MOD 0 Port P220 operation mode
|
|
RESERVED00800757 0x00800757 RESERVED
|
|
RESERVED00800758 0x00800758 RESERVED
|
|
RESERVED00800759 0x00800759 RESERVED
|
|
RESERVED0080075A 0x0080075A RESERVED
|
|
RESERVED0080075B 0x0080075B RESERVED
|
|
RESERVED0080075C 0x0080075C RESERVED
|
|
RESERVED0080075D 0x0080075D RESERVED
|
|
RESERVED0080075E 0x0080075E RESERVED
|
|
RESERVED0080075F 0x0080075F RESERVED
|
|
RESERVED00800760 0x00800760 RESERVED
|
|
RESERVED00800761 0x00800761 RESERVED
|
|
RESERVED00800762 0x00800762 RESERVED
|
|
RESERVED00800763 0x00800763 RESERVED
|
|
RESERVED00800764 0x00800764 RESERVED
|
|
RESERVED00800765 0x00800765 RESERVED
|
|
RESERVED00800766 0x00800766 RESERVED
|
|
RESERVED00800767 0x00800767 RESERVED
|
|
RESERVED00800768 0x00800768 RESERVED
|
|
RESERVED00800769 0x00800769 RESERVED
|
|
RESERVED0080076A 0x0080076A RESERVED
|
|
RESERVED0080076B 0x0080076B RESERVED
|
|
RESERVED0080076C 0x0080076C RESERVED
|
|
RESERVED0080076D 0x0080076D RESERVED
|
|
RESERVED0080076E 0x0080076E RESERVED
|
|
RESERVED0080076F 0x0080076F RESERVED
|
|
RESERVED00800770 0x00800770 RESERVED
|
|
RESERVED00800771 0x00800771 RESERVED
|
|
RESERVED00800772 0x00800772 RESERVED
|
|
RESERVED00800773 0x00800773 RESERVED
|
|
RESERVED00800774 0x00800774 RESERVED
|
|
RESERVED00800775 0x00800775 RESERVED
|
|
RESERVED00800776 0x00800776 RESERVED
|
|
RESERVED00800777 0x00800777 RESERVED
|
|
RESERVED00800778 0x00800778 RESERVED
|
|
RESERVED00800779 0x00800779 RESERVED
|
|
RESERVED0080077A 0x0080077A RESERVED
|
|
RESERVED0080077B 0x0080077B RESERVED
|
|
RESERVED0080077C 0x0080077C RESERVED
|
|
RESERVED0080077D 0x0080077D RESERVED
|
|
RESERVED0080077E 0x0080077E RESERVED
|
|
BUSMODC 0x0080077F Bus Mode Control Register
|
|
BUSMODC.BUSMOD 15 Bus mode control
|
|
RESERVED00800780 0x00800780 RESERVED
|
|
RESERVED00800781 0x00800781 RESERVED
|
|
RESERVED00800782 0x00800782 RESERVED
|
|
RESERVED00800783 0x00800783 RESERVED
|
|
RESERVED00800784 0x00800784 RESERVED
|
|
RESERVED00800785 0x00800785 RESERVED
|
|
RESERVED00800786 0x00800786 RESERVED
|
|
RESERVED00800787 0x00800787 RESERVED
|
|
RESERVED00800788 0x00800788 RESERVED
|
|
RESERVED00800789 0x00800789 RESERVED
|
|
RESERVED0080078A 0x0080078A RESERVED
|
|
RESERVED0080078B 0x0080078B RESERVED
|
|
TID0CT 0x0080078C TID0 Counter
|
|
TID0CT.TID0CT_15 15
|
|
TID0CT.TID0CT_14 14
|
|
TID0CT.TID0CT_13 13
|
|
TID0CT.TID0CT_12 12
|
|
TID0CT.TID0CT_11 11
|
|
TID0CT.TID0CT_10 10
|
|
TID0CT.TID0CT_9 9
|
|
TID0CT.TID0CT_8 8
|
|
TID0CT.TID0CT_7 7
|
|
TID0CT.TID0CT_6 6
|
|
TID0CT.TID0CT_5 5
|
|
TID0CT.TID0CT_4 4
|
|
TID0CT.TID0CT_3 3
|
|
TID0CT.TID0CT_2 2
|
|
TID0CT.TID0CT_1 1
|
|
TID0CT.TID0CT_0 0
|
|
TID0RL 0x0080078E TID0 Reload Register
|
|
TID0RL.TID0RL_15 15
|
|
TID0RL.TID0RL_14 14
|
|
TID0RL.TID0RL_13 13
|
|
TID0RL.TID0RL_12 12
|
|
TID0RL.TID0RL_11 11
|
|
TID0RL.TID0RL_10 10
|
|
TID0RL.TID0RL_9 9
|
|
TID0RL.TID0RL_8 8
|
|
TID0RL.TID0RL_7 7
|
|
TID0RL.TID0RL_6 6
|
|
TID0RL.TID0RL_5 5
|
|
TID0RL.TID0RL_4 4
|
|
TID0RL.TID0RL_3 3
|
|
TID0RL.TID0RL_2 2
|
|
TID0RL.TID0RL_1 1
|
|
TID0RL.TID0RL_0 0
|
|
TOD00CT 0x00800790 TOD0_0 Counter
|
|
TOD00CT.TOD00CT_15 15
|
|
TOD00CT.TOD00CT_14 14
|
|
TOD00CT.TOD00CT_13 13
|
|
TOD00CT.TOD00CT_12 12
|
|
TOD00CT.TOD00CT_11 11
|
|
TOD00CT.TOD00CT_10 10
|
|
TOD00CT.TOD00CT_9 9
|
|
TOD00CT.TOD00CT_8 8
|
|
TOD00CT.TOD00CT_7 7
|
|
TOD00CT.TOD00CT_6 6
|
|
TOD00CT.TOD00CT_5 5
|
|
TOD00CT.TOD00CT_4 4
|
|
TOD00CT.TOD00CT_3 3
|
|
TOD00CT.TOD00CT_2 2
|
|
TOD00CT.TOD00CT_1 1
|
|
TOD00CT.TOD00CT_0 0
|
|
RESERVED00800792 0x00800792 RESERVED
|
|
RESERVED00800793 0x00800793 RESERVED
|
|
TOD00RL1 0x00800794 TOD0_0 Reload 1 Register
|
|
TOD00RL1.TOD00RL1_15 15
|
|
TOD00RL1.TOD00RL1_14 14
|
|
TOD00RL1.TOD00RL1_13 13
|
|
TOD00RL1.TOD00RL1_12 12
|
|
TOD00RL1.TOD00RL1_11 11
|
|
TOD00RL1.TOD00RL1_10 10
|
|
TOD00RL1.TOD00RL1_9 9
|
|
TOD00RL1.TOD00RL1_8 8
|
|
TOD00RL1.TOD00RL1_7 7
|
|
TOD00RL1.TOD00RL1_6 6
|
|
TOD00RL1.TOD00RL1_5 5
|
|
TOD00RL1.TOD00RL1_4 4
|
|
TOD00RL1.TOD00RL1_3 3
|
|
TOD00RL1.TOD00RL1_2 2
|
|
TOD00RL1.TOD00RL1_1 1
|
|
TOD00RL1.TOD00RL1_0 0
|
|
TOD00RL0 0x00800796 TOD0_0 Reload 0 Register
|
|
TOD00RL0.TOD00RL0_15 15
|
|
TOD00RL0.TOD00RL0_14 14
|
|
TOD00RL0.TOD00RL0_13 13
|
|
TOD00RL0.TOD00RL0_12 12
|
|
TOD00RL0.TOD00RL0_11 11
|
|
TOD00RL0.TOD00RL0_10 10
|
|
TOD00RL0.TOD00RL0_9 9
|
|
TOD00RL0.TOD00RL0_8 8
|
|
TOD00RL0.TOD00RL0_7 7
|
|
TOD00RL0.TOD00RL0_6 6
|
|
TOD00RL0.TOD00RL0_5 5
|
|
TOD00RL0.TOD00RL0_4 4
|
|
TOD00RL0.TOD00RL0_3 3
|
|
TOD00RL0.TOD00RL0_2 2
|
|
TOD00RL0.TOD00RL0_1 1
|
|
TOD00RL0.TOD00RL0_0 0
|
|
TOD01CT 0x00800798 TOD0_1 Counter
|
|
TOD01CT.TOD01CT_15 15
|
|
TOD01CT.TOD01CT_14 14
|
|
TOD01CT.TOD01CT_13 13
|
|
TOD01CT.TOD01CT_12 12
|
|
TOD01CT.TOD01CT_11 11
|
|
TOD01CT.TOD01CT_10 10
|
|
TOD01CT.TOD01CT_9 9
|
|
TOD01CT.TOD01CT_8 8
|
|
TOD01CT.TOD01CT_7 7
|
|
TOD01CT.TOD01CT_6 6
|
|
TOD01CT.TOD01CT_5 5
|
|
TOD01CT.TOD01CT_4 4
|
|
TOD01CT.TOD01CT_3 3
|
|
TOD01CT.TOD01CT_2 2
|
|
TOD01CT.TOD01CT_1 1
|
|
TOD01CT.TOD01CT_0 0
|
|
RESERVED0080079A 0x0080079A RESERVED
|
|
RESERVED0080079B 0x0080079B RESERVED
|
|
TOD01RL1 0x0080079C TOD0_1 Reload 1 Register
|
|
TOD01RL1.TOD01RL1_15 15
|
|
TOD01RL1.TOD01RL1_14 14
|
|
TOD01RL1.TOD01RL1_13 13
|
|
TOD01RL1.TOD01RL1_12 12
|
|
TOD01RL1.TOD01RL1_11 11
|
|
TOD01RL1.TOD01RL1_10 10
|
|
TOD01RL1.TOD01RL1_9 9
|
|
TOD01RL1.TOD01RL1_8 8
|
|
TOD01RL1.TOD01RL1_7 7
|
|
TOD01RL1.TOD01RL1_6 6
|
|
TOD01RL1.TOD01RL1_5 5
|
|
TOD01RL1.TOD01RL1_4 4
|
|
TOD01RL1.TOD01RL1_3 3
|
|
TOD01RL1.TOD01RL1_2 2
|
|
TOD01RL1.TOD01RL1_1 1
|
|
TOD01RL1.TOD01RL1_0 0
|
|
TOD01RL0 0x0080079E TOD0_1 Reload 0 Register
|
|
TOD01RL0.TOD01RL0_15 15
|
|
TOD01RL0.TOD01RL0_14 14
|
|
TOD01RL0.TOD01RL0_13 13
|
|
TOD01RL0.TOD01RL0_12 12
|
|
TOD01RL0.TOD01RL0_11 11
|
|
TOD01RL0.TOD01RL0_10 10
|
|
TOD01RL0.TOD01RL0_9 9
|
|
TOD01RL0.TOD01RL0_8 8
|
|
TOD01RL0.TOD01RL0_7 7
|
|
TOD01RL0.TOD01RL0_6 6
|
|
TOD01RL0.TOD01RL0_5 5
|
|
TOD01RL0.TOD01RL0_4 4
|
|
TOD01RL0.TOD01RL0_3 3
|
|
TOD01RL0.TOD01RL0_2 2
|
|
TOD01RL0.TOD01RL0_1 1
|
|
TOD01RL0.TOD01RL0_0 0
|
|
TOD02CT 0x008007A0 TOD0_2 Counter
|
|
TOD02CT.TOD02CT_15 15
|
|
TOD02CT.TOD02CT_14 14
|
|
TOD02CT.TOD02CT_13 13
|
|
TOD02CT.TOD02CT_12 12
|
|
TOD02CT.TOD02CT_11 11
|
|
TOD02CT.TOD02CT_10 10
|
|
TOD02CT.TOD02CT_9 9
|
|
TOD02CT.TOD02CT_8 8
|
|
TOD02CT.TOD02CT_7 7
|
|
TOD02CT.TOD02CT_6 6
|
|
TOD02CT.TOD02CT_5 5
|
|
TOD02CT.TOD02CT_4 4
|
|
TOD02CT.TOD02CT_3 3
|
|
TOD02CT.TOD02CT_2 2
|
|
TOD02CT.TOD02CT_1 1
|
|
TOD02CT.TOD02CT_0 0
|
|
RESERVED008007A2 0x008007A2 RESERVED
|
|
RESERVED008007A3 0x008007A3 RESERVED
|
|
TOD02RL1 0x008007A4 TOD0_2 Reload 1 Register
|
|
TOD02RL1.TOD02RL1_15 15
|
|
TOD02RL1.TOD02RL1_14 14
|
|
TOD02RL1.TOD02RL1_13 13
|
|
TOD02RL1.TOD02RL1_12 12
|
|
TOD02RL1.TOD02RL1_11 11
|
|
TOD02RL1.TOD02RL1_10 10
|
|
TOD02RL1.TOD02RL1_9 9
|
|
TOD02RL1.TOD02RL1_8 8
|
|
TOD02RL1.TOD02RL1_7 7
|
|
TOD02RL1.TOD02RL1_6 6
|
|
TOD02RL1.TOD02RL1_5 5
|
|
TOD02RL1.TOD02RL1_4 4
|
|
TOD02RL1.TOD02RL1_3 3
|
|
TOD02RL1.TOD02RL1_2 2
|
|
TOD02RL1.TOD02RL1_1 1
|
|
TOD02RL1.TOD02RL1_0 0
|
|
TOD02RL0 0x008007A6 TOD0_2 Reload 0 Register
|
|
TOD02RL0.TOD02RL0_15 15
|
|
TOD02RL0.TOD02RL0_14 14
|
|
TOD02RL0.TOD02RL0_13 13
|
|
TOD02RL0.TOD02RL0_12 12
|
|
TOD02RL0.TOD02RL0_11 11
|
|
TOD02RL0.TOD02RL0_10 10
|
|
TOD02RL0.TOD02RL0_9 9
|
|
TOD02RL0.TOD02RL0_8 8
|
|
TOD02RL0.TOD02RL0_7 7
|
|
TOD02RL0.TOD02RL0_6 6
|
|
TOD02RL0.TOD02RL0_5 5
|
|
TOD02RL0.TOD02RL0_4 4
|
|
TOD02RL0.TOD02RL0_3 3
|
|
TOD02RL0.TOD02RL0_2 2
|
|
TOD02RL0.TOD02RL0_1 1
|
|
TOD02RL0.TOD02RL0_0 0
|
|
TOD03CT 0x008007A8 TOD0_3 Counter
|
|
TOD03CT.TOD03CT_15 15
|
|
TOD03CT.TOD03CT_14 14
|
|
TOD03CT.TOD03CT_13 13
|
|
TOD03CT.TOD03CT_12 12
|
|
TOD03CT.TOD03CT_11 11
|
|
TOD03CT.TOD03CT_10 10
|
|
TOD03CT.TOD03CT_9 9
|
|
TOD03CT.TOD03CT_8 8
|
|
TOD03CT.TOD03CT_7 7
|
|
TOD03CT.TOD03CT_6 6
|
|
TOD03CT.TOD03CT_5 5
|
|
TOD03CT.TOD03CT_4 4
|
|
TOD03CT.TOD03CT_3 3
|
|
TOD03CT.TOD03CT_2 2
|
|
TOD03CT.TOD03CT_1 1
|
|
TOD03CT.TOD03CT_0 0
|
|
RESERVED008007AA 0x008007AA RESERVED
|
|
RESERVED008007AB 0x008007AB RESERVED
|
|
TOD03RL1 0x008007AC TOD0_3 Reload 1 Register
|
|
TOD03RL1.TOD03RL1_15 15
|
|
TOD03RL1.TOD03RL1_14 14
|
|
TOD03RL1.TOD03RL1_13 13
|
|
TOD03RL1.TOD03RL1_12 12
|
|
TOD03RL1.TOD03RL1_11 11
|
|
TOD03RL1.TOD03RL1_10 10
|
|
TOD03RL1.TOD03RL1_9 9
|
|
TOD03RL1.TOD03RL1_8 8
|
|
TOD03RL1.TOD03RL1_7 7
|
|
TOD03RL1.TOD03RL1_6 6
|
|
TOD03RL1.TOD03RL1_5 5
|
|
TOD03RL1.TOD03RL1_4 4
|
|
TOD03RL1.TOD03RL1_3 3
|
|
TOD03RL1.TOD03RL1_2 2
|
|
TOD03RL1.TOD03RL1_1 1
|
|
TOD03RL1.TOD03RL1_0 0
|
|
TOD03RL0 0x008007AE TOD0_3 Reload 0 Register
|
|
TOD03RL0.TOD03RL0_15 15
|
|
TOD03RL0.TOD03RL0_14 14
|
|
TOD03RL0.TOD03RL0_13 13
|
|
TOD03RL0.TOD03RL0_12 12
|
|
TOD03RL0.TOD03RL0_11 11
|
|
TOD03RL0.TOD03RL0_10 10
|
|
TOD03RL0.TOD03RL0_9 9
|
|
TOD03RL0.TOD03RL0_8 8
|
|
TOD03RL0.TOD03RL0_7 7
|
|
TOD03RL0.TOD03RL0_6 6
|
|
TOD03RL0.TOD03RL0_5 5
|
|
TOD03RL0.TOD03RL0_4 4
|
|
TOD03RL0.TOD03RL0_3 3
|
|
TOD03RL0.TOD03RL0_2 2
|
|
TOD03RL0.TOD03RL0_1 1
|
|
TOD03RL0.TOD03RL0_0 0
|
|
TOD04CT 0x008007B0 TOD0_4 Counter
|
|
TOD04CT.TOD04CT_15 15
|
|
TOD04CT.TOD04CT_14 14
|
|
TOD04CT.TOD04CT_13 13
|
|
TOD04CT.TOD04CT_12 12
|
|
TOD04CT.TOD04CT_11 11
|
|
TOD04CT.TOD04CT_10 10
|
|
TOD04CT.TOD04CT_9 9
|
|
TOD04CT.TOD04CT_8 8
|
|
TOD04CT.TOD04CT_7 7
|
|
TOD04CT.TOD04CT_6 6
|
|
TOD04CT.TOD04CT_5 5
|
|
TOD04CT.TOD04CT_4 4
|
|
TOD04CT.TOD04CT_3 3
|
|
TOD04CT.TOD04CT_2 2
|
|
TOD04CT.TOD04CT_1 1
|
|
TOD04CT.TOD04CT_0 0
|
|
RESERVED008007B2 0x008007B2 RESERVED
|
|
RESERVED008007B3 0x008007B3 RESERVED
|
|
TOD04RL1 0x008007B4 TOD0_4 Reload 1 Register
|
|
TOD04RL1.TOD04RL1_15 15
|
|
TOD04RL1.TOD04RL1_14 14
|
|
TOD04RL1.TOD04RL1_13 13
|
|
TOD04RL1.TOD04RL1_12 12
|
|
TOD04RL1.TOD04RL1_11 11
|
|
TOD04RL1.TOD04RL1_10 10
|
|
TOD04RL1.TOD04RL1_9 9
|
|
TOD04RL1.TOD04RL1_8 8
|
|
TOD04RL1.TOD04RL1_7 7
|
|
TOD04RL1.TOD04RL1_6 6
|
|
TOD04RL1.TOD04RL1_5 5
|
|
TOD04RL1.TOD04RL1_4 4
|
|
TOD04RL1.TOD04RL1_3 3
|
|
TOD04RL1.TOD04RL1_2 2
|
|
TOD04RL1.TOD04RL1_1 1
|
|
TOD04RL1.TOD04RL1_0 0
|
|
TOD04RL0 0x008007B6 TOD0_4 Reload 0 Register
|
|
TOD04RL0.TOD04RL0_15 15
|
|
TOD04RL0.TOD04RL0_14 14
|
|
TOD04RL0.TOD04RL0_13 13
|
|
TOD04RL0.TOD04RL0_12 12
|
|
TOD04RL0.TOD04RL0_11 11
|
|
TOD04RL0.TOD04RL0_10 10
|
|
TOD04RL0.TOD04RL0_9 9
|
|
TOD04RL0.TOD04RL0_8 8
|
|
TOD04RL0.TOD04RL0_7 7
|
|
TOD04RL0.TOD04RL0_6 6
|
|
TOD04RL0.TOD04RL0_5 5
|
|
TOD04RL0.TOD04RL0_4 4
|
|
TOD04RL0.TOD04RL0_3 3
|
|
TOD04RL0.TOD04RL0_2 2
|
|
TOD04RL0.TOD04RL0_1 1
|
|
TOD04RL0.TOD04RL0_0 0
|
|
TOD05CT 0x008007B8 TOD0_5 Counter
|
|
TOD05CT.TOD05CT_15 15
|
|
TOD05CT.TOD05CT_14 14
|
|
TOD05CT.TOD05CT_13 13
|
|
TOD05CT.TOD05CT_12 12
|
|
TOD05CT.TOD05CT_11 11
|
|
TOD05CT.TOD05CT_10 10
|
|
TOD05CT.TOD05CT_9 9
|
|
TOD05CT.TOD05CT_8 8
|
|
TOD05CT.TOD05CT_7 7
|
|
TOD05CT.TOD05CT_6 6
|
|
TOD05CT.TOD05CT_5 5
|
|
TOD05CT.TOD05CT_4 4
|
|
TOD05CT.TOD05CT_3 3
|
|
TOD05CT.TOD05CT_2 2
|
|
TOD05CT.TOD05CT_1 1
|
|
TOD05CT.TOD05CT_0 0
|
|
RESERVED008007BA 0x008007BA RESERVED
|
|
RESERVED008007BB 0x008007BB RESERVED
|
|
TOD05RL1 0x008007BC TOD0_5 Reload 1 Register
|
|
TOD05RL1.TOD05RL1_15 15
|
|
TOD05RL1.TOD05RL1_14 14
|
|
TOD05RL1.TOD05RL1_13 13
|
|
TOD05RL1.TOD05RL1_12 12
|
|
TOD05RL1.TOD05RL1_11 11
|
|
TOD05RL1.TOD05RL1_10 10
|
|
TOD05RL1.TOD05RL1_9 9
|
|
TOD05RL1.TOD05RL1_8 8
|
|
TOD05RL1.TOD05RL1_7 7
|
|
TOD05RL1.TOD05RL1_6 6
|
|
TOD05RL1.TOD05RL1_5 5
|
|
TOD05RL1.TOD05RL1_4 4
|
|
TOD05RL1.TOD05RL1_3 3
|
|
TOD05RL1.TOD05RL1_2 2
|
|
TOD05RL1.TOD05RL1_1 1
|
|
TOD05RL1.TOD05RL1_0 0
|
|
TOD05RL0 0x008007BE TOD0_5 Reload 0 Register
|
|
TOD05RL0.TOD05RL0_15 15
|
|
TOD05RL0.TOD05RL0_14 14
|
|
TOD05RL0.TOD05RL0_13 13
|
|
TOD05RL0.TOD05RL0_12 12
|
|
TOD05RL0.TOD05RL0_11 11
|
|
TOD05RL0.TOD05RL0_10 10
|
|
TOD05RL0.TOD05RL0_9 9
|
|
TOD05RL0.TOD05RL0_8 8
|
|
TOD05RL0.TOD05RL0_7 7
|
|
TOD05RL0.TOD05RL0_6 6
|
|
TOD05RL0.TOD05RL0_5 5
|
|
TOD05RL0.TOD05RL0_4 4
|
|
TOD05RL0.TOD05RL0_3 3
|
|
TOD05RL0.TOD05RL0_2 2
|
|
TOD05RL0.TOD05RL0_1 1
|
|
TOD05RL0.TOD05RL0_0 0
|
|
TOD06CT 0x008007C0 TOD0_6 Counter
|
|
TOD06CT.TOD06CT_15 15
|
|
TOD06CT.TOD06CT_14 14
|
|
TOD06CT.TOD06CT_13 13
|
|
TOD06CT.TOD06CT_12 12
|
|
TOD06CT.TOD06CT_11 11
|
|
TOD06CT.TOD06CT_10 10
|
|
TOD06CT.TOD06CT_9 9
|
|
TOD06CT.TOD06CT_8 8
|
|
TOD06CT.TOD06CT_7 7
|
|
TOD06CT.TOD06CT_6 6
|
|
TOD06CT.TOD06CT_5 5
|
|
TOD06CT.TOD06CT_4 4
|
|
TOD06CT.TOD06CT_3 3
|
|
TOD06CT.TOD06CT_2 2
|
|
TOD06CT.TOD06CT_1 1
|
|
TOD06CT.TOD06CT_0 0
|
|
RESERVED008007C2 0x008007C2 RESERVED
|
|
RESERVED008007C3 0x008007C3 RESERVED
|
|
TOD06RL1 0x008007C4 TOD0_6 Reload 1 Register
|
|
TOD06RL1.TOD06RL1_15 15
|
|
TOD06RL1.TOD06RL1_14 14
|
|
TOD06RL1.TOD06RL1_13 13
|
|
TOD06RL1.TOD06RL1_12 12
|
|
TOD06RL1.TOD06RL1_11 11
|
|
TOD06RL1.TOD06RL1_10 10
|
|
TOD06RL1.TOD06RL1_9 9
|
|
TOD06RL1.TOD06RL1_8 8
|
|
TOD06RL1.TOD06RL1_7 7
|
|
TOD06RL1.TOD06RL1_6 6
|
|
TOD06RL1.TOD06RL1_5 5
|
|
TOD06RL1.TOD06RL1_4 4
|
|
TOD06RL1.TOD06RL1_3 3
|
|
TOD06RL1.TOD06RL1_2 2
|
|
TOD06RL1.TOD06RL1_1 1
|
|
TOD06RL1.TOD06RL1_0 0
|
|
TOD06RL0 0x008007C6 TOD0_6 Reload 0 Register
|
|
TOD06RL0.TOD06RL0_15 15
|
|
TOD06RL0.TOD06RL0_14 14
|
|
TOD06RL0.TOD06RL0_13 13
|
|
TOD06RL0.TOD06RL0_12 12
|
|
TOD06RL0.TOD06RL0_11 11
|
|
TOD06RL0.TOD06RL0_10 10
|
|
TOD06RL0.TOD06RL0_9 9
|
|
TOD06RL0.TOD06RL0_8 8
|
|
TOD06RL0.TOD06RL0_7 7
|
|
TOD06RL0.TOD06RL0_6 6
|
|
TOD06RL0.TOD06RL0_5 5
|
|
TOD06RL0.TOD06RL0_4 4
|
|
TOD06RL0.TOD06RL0_3 3
|
|
TOD06RL0.TOD06RL0_2 2
|
|
TOD06RL0.TOD06RL0_1 1
|
|
TOD06RL0.TOD06RL0_0 0
|
|
TOD07CT 0x008007C8 TOD0_7 Counter
|
|
TOD07CT.TOD07CT_15 15
|
|
TOD07CT.TOD07CT_14 14
|
|
TOD07CT.TOD07CT_13 13
|
|
TOD07CT.TOD07CT_12 12
|
|
TOD07CT.TOD07CT_11 11
|
|
TOD07CT.TOD07CT_10 10
|
|
TOD07CT.TOD07CT_9 9
|
|
TOD07CT.TOD07CT_8 8
|
|
TOD07CT.TOD07CT_7 7
|
|
TOD07CT.TOD07CT_6 6
|
|
TOD07CT.TOD07CT_5 5
|
|
TOD07CT.TOD07CT_4 4
|
|
TOD07CT.TOD07CT_3 3
|
|
TOD07CT.TOD07CT_2 2
|
|
TOD07CT.TOD07CT_1 1
|
|
TOD07CT.TOD07CT_0 0
|
|
RESERVED008007CA 0x008007CA RESERVED
|
|
RESERVED008007CB 0x008007CB RESERVED
|
|
TOD07RL1 0x008007CC TOD0_7 Reload 1 Register
|
|
TOD07RL1.TOD07RL1_15 15
|
|
TOD07RL1.TOD07RL1_14 14
|
|
TOD07RL1.TOD07RL1_13 13
|
|
TOD07RL1.TOD07RL1_12 12
|
|
TOD07RL1.TOD07RL1_11 11
|
|
TOD07RL1.TOD07RL1_10 10
|
|
TOD07RL1.TOD07RL1_9 9
|
|
TOD07RL1.TOD07RL1_8 8
|
|
TOD07RL1.TOD07RL1_7 7
|
|
TOD07RL1.TOD07RL1_6 6
|
|
TOD07RL1.TOD07RL1_5 5
|
|
TOD07RL1.TOD07RL1_4 4
|
|
TOD07RL1.TOD07RL1_3 3
|
|
TOD07RL1.TOD07RL1_2 2
|
|
TOD07RL1.TOD07RL1_1 1
|
|
TOD07RL1.TOD07RL1_0 0
|
|
TOD07RL0 0x008007CE TOD0_7 Reload 0 Register
|
|
TOD07RL0.TOD07RL0_15 15
|
|
TOD07RL0.TOD07RL0_14 14
|
|
TOD07RL0.TOD07RL0_13 13
|
|
TOD07RL0.TOD07RL0_12 12
|
|
TOD07RL0.TOD07RL0_11 11
|
|
TOD07RL0.TOD07RL0_10 10
|
|
TOD07RL0.TOD07RL0_9 9
|
|
TOD07RL0.TOD07RL0_8 8
|
|
TOD07RL0.TOD07RL0_7 7
|
|
TOD07RL0.TOD07RL0_6 6
|
|
TOD07RL0.TOD07RL0_5 5
|
|
TOD07RL0.TOD07RL0_4 4
|
|
TOD07RL0.TOD07RL0_3 3
|
|
TOD07RL0.TOD07RL0_2 2
|
|
TOD07RL0.TOD07RL0_1 1
|
|
TOD07RL0.TOD07RL0_0 0
|
|
PRS3 0x008007D0 Prescaler Register 3
|
|
PRS3.PRS3_7 7
|
|
PRS3.PRS3_6 6
|
|
PRS3.PRS3_5 5
|
|
PRS3.PRS3_4 4
|
|
PRS3.PRS3_3 3
|
|
PRS3.PRS3_2 2
|
|
PRS3.PRS3_1 1
|
|
PRS3.PRS3_0 0
|
|
TID0PRS3EN 0x008007D1 TID0 Control & Prescaler 3 Enable Register
|
|
TID0PRS3EN.PRS3EN 15 Prescaler 3 enable
|
|
TID0PRS3EN.TID0CEN 11 TID0 count enable
|
|
TID0PRS3EN.TID0M_10 10 TID0 operation mode selection
|
|
TID0PRS3EN.TID0M_9 9 TID0 operation mode selection
|
|
TOD0IMA 0x008007D2 TOD0 Interrupt Mask Register
|
|
TOD0IMA.TOD00IMA 7 TOD0_0 interrupt mask
|
|
TOD0IMA.TOD01IMA 6 TOD0_1 interrupt mask
|
|
TOD0IMA.TOD02IMA 5 TOD0_2 interrupt mask
|
|
TOD0IMA.TOD03IMA 4 TOD0_3 interrupt mask
|
|
TOD0IMA.TOD04IMA 3 TOD0_4 interrupt mask
|
|
TOD0IMA.TOD05IMA 2 TOD0_5 interrupt mask
|
|
TOD0IMA.TOD06IMA 1 TOD0_6 interrupt mask
|
|
TOD0IMA.TOD07IMA 0 TOD0_7 interrupt mask
|
|
TOD0IST 0x008007D3 TOD0 Interrupt Status Register
|
|
TOD0IST.TOD00IST 15 TOD0_0 interrupt status
|
|
TOD0IST.TOD01IST 14 TOD0_1 interrupt status
|
|
TOD0IST.TOD02IST 13 TOD0_2 interrupt status
|
|
TOD0IST.TOD03IST 12 TOD0_3 interrupt status
|
|
TOD0IST.TOD04IST 11 TOD0_4 interrupt status
|
|
TOD0IST.TOD05IST 10 TOD0_5 interrupt status
|
|
TOD0IST.TOD06IST 9 TOD0_6 interrupt status
|
|
TOD0IST.TOD07IST 8 TOD0_7 interrupt status
|
|
RESERVED008007D4 0x008007D4 RESERVED
|
|
FFP2 0x008007D5 F/F Protect Register 2
|
|
FFP2.FP28 15 F/F28 protect
|
|
FFP2.FP27 14 F/F27 protect
|
|
FFP2.FP26 13 F/F26 protect
|
|
FFP2.FP25 12 F/F25 protect
|
|
FFP2.FP24 11 F/F24 protect
|
|
FFP2.FP23 10 F/F23 protect
|
|
FFP2.FP22 9 F/F22 protect
|
|
FFP2.FP21 8 F/F21 protect
|
|
RESERVED008007D6 0x008007D6 RESERVED
|
|
FFD2 0x008007D7 F/F Data Register 2
|
|
FFD2.FD28 15 F/F28 output data
|
|
FFD2.FD27 14 F/F27 output data
|
|
FFD2.FD26 13 F/F26 output data
|
|
FFD2.FD25 12 F/F25 output data
|
|
FFD2.FD24 11 F/F24 output data
|
|
FFD2.FD23 10 F/F23 output data
|
|
FFD2.FD22 9 F/F22 output data
|
|
FFD2.FD21 8 F/F21 output data
|
|
RESERVED008007D8 0x008007D8 RESERVED
|
|
RESERVED008007D9 0x008007D9 RESERVED
|
|
TOD0CR 0x008007DA TOD0 Control Register
|
|
TOD0CR.TOD07M_15 15 TOD0_7 operation mode selection
|
|
TOD0CR.TOD07M_14 14 TOD0_7 operation mode selection
|
|
TOD0CR.TOD06M_13 13 TOD0_6 operation mode selection
|
|
TOD0CR.TOD06M_12 12 TOD0_6 operation mode selection
|
|
TOD0CR.TOD05M_11 11 TOD0_5 operation mode selection
|
|
TOD0CR.TOD05M_10 10 TOD0_5 operation mode selection
|
|
TOD0CR.TOD04M_9 9 TOD0_4 operation mode selection
|
|
TOD0CR.TOD04M_8 8 TOD0_4 operation mode selection
|
|
TOD0CR.TOD03M_7 7 TOD0_3 operation mode selection
|
|
TOD0CR.TOD03M_6 6 TOD0_3 operation mode selection
|
|
TOD0CR.TOD02M_5 5 TOD0_2 operation mode selection
|
|
TOD0CR.TOD02M_4 4 TOD0_2 operation mode selection
|
|
TOD0CR.TOD01M_3 3 TOD0_1 operation mode selection
|
|
TOD0CR.TOD01M_2 2 TOD0_1 operation mode selection
|
|
TOD0CR.TOD00M_1 1 TOD0_0 operation mode selection
|
|
TOD0CR.TOD00M_0 0 TOD0_0 operation mode selection
|
|
RESERVED008007DC 0x008007DC RESERVED
|
|
TOD0PRO 0x008007DD TOD0 Enable Protect Register
|
|
TOD0PRO.TOD07PRO 15 TOD0_7 enable protect
|
|
TOD0PRO.TOD06PRO 14 TOD0_6 enable protect
|
|
TOD0PRO.TOD05PRO 13 TOD0_5 enable protect
|
|
TOD0PRO.TOD04PRO 12 TOD0_4 enable protect
|
|
TOD0PRO.TOD03PRO 11 TOD0_3 enable protect
|
|
TOD0PRO.TOD02PRO 10 TOD0_2 enable protect
|
|
TOD0PRO.TOD01PRO 9 TOD0_1 enable protect
|
|
TOD0PRO.TOD00PRO 8 TOD0_0 enable protect
|
|
RESERVED00807DE 0x008007DE RESERVED
|
|
TOD0CEN 0x008007DF TOD0 Count Enable Register
|
|
TOD0CEN.TOD07CEN 15 TOD0_7 count enable
|
|
TOD0CEN.TOD06CEN 14 TOD0_6 count enable
|
|
TOD0CEN.TOD05CEN 13 TOD0_5 count enable
|
|
TOD0CEN.TOD04CEN 12 TOD0_4 count enable
|
|
TOD0CEN.TOD03CEN 11 TOD0_3 count enable
|
|
TOD0CEN.TOD02CEN 10 TOD0_2 count enable
|
|
TOD0CEN.TOD01CEN 9 TOD0_1 count enable
|
|
TOD0CEN.TOD00CEN 8 TOD0_0 count enable
|
|
FMOD 0x008007E0 Flash Mode Register
|
|
FMOD.FPMOD 7 External FP pin status
|
|
FSTAT1 0x008007E1 Flash Status Register 1
|
|
FSTAT1.FSTAT 15 Ready/Busy status
|
|
FCNT1 0x008007E2 Flash Control Register 1
|
|
FCNT1.FEMMOD 7 Virtual flash emulation mode
|
|
FCNT1.FENTRY 3 Flash mode entry
|
|
FCNT2 0x008007E3 Flash Control Register 2
|
|
FCNT2.FPROT 15 Unlock
|
|
FCNT3 0x008007E4 Flash Control Register 3
|
|
FCNT3.FELEVEL 7 Raise erase margin
|
|
FCNT4 0x008007E5 Flash Control Register 4
|
|
FCNT4.FRESET 15 Reset flash
|
|
RESERVED008007E6 0x008007E6 RESERVED
|
|
RESERVED008007E7 0x008007E7 RESERVED
|
|
FELBANK0 0x008007E8 Pseudo-flash L Bank Register 0
|
|
FELBANK0.LBANKAD_14 14 L bank address bit 14
|
|
FELBANK0.LBANKAD_13 13 L bank address bit 13
|
|
FELBANK0.LBANKAD_12 12 L bank address bit 12
|
|
FELBANK0.LBANKAD_11 11 L bank address bit 11
|
|
FELBANK0.LBANKAD_10 10 L bank address bit 10
|
|
FELBANK0.LBANKAD_9 9 L bank address bit 9
|
|
FELBANK0.LBANKAD_8 8 L bank address bit 8
|
|
FELBANK0.MODENL 0 Virtual flash emulation enable
|
|
FELBANK1 0x008007EA Pseudo-flash L Bank Register 1
|
|
FELBANK1.LBANKAD_14 14 L bank address bit 14
|
|
FELBANK1.LBANKAD_13 13 L bank address bit 13
|
|
FELBANK1.LBANKAD_12 12 L bank address bit 12
|
|
FELBANK1.LBANKAD_11 11 L bank address bit 11
|
|
FELBANK1.LBANKAD_10 10 L bank address bit 10
|
|
FELBANK1.LBANKAD_9 9 L bank address bit 9
|
|
FELBANK1.LBANKAD_8 8 L bank address bit 8
|
|
FELBANK1.MODENL 0 Virtual flash emulation enable
|
|
FELBANK2 0x008007EC Pseudo-flash L Bank Register 2
|
|
FELBANK2.LBANKAD_14 14 L bank address bit 14
|
|
FELBANK2.LBANKAD_13 13 L bank address bit 13
|
|
FELBANK2.LBANKAD_12 12 L bank address bit 12
|
|
FELBANK2.LBANKAD_11 11 L bank address bit 11
|
|
FELBANK2.LBANKAD_10 10 L bank address bit 10
|
|
FELBANK2.LBANKAD_9 9 L bank address bit 9
|
|
FELBANK2.LBANKAD_8 8 L bank address bit 8
|
|
FELBANK2.MODENL 0 Virtual flash emulation enable
|
|
FELBANK3 0x008007EE Pseudo-flash L Bank Register 3
|
|
FELBANK3.LBANKAD_14 14 L bank address bit 14
|
|
FELBANK3.LBANKAD_13 13 L bank address bit 13
|
|
FELBANK3.LBANKAD_12 12 L bank address bit 12
|
|
FELBANK3.LBANKAD_11 11 L bank address bit 11
|
|
FELBANK3.LBANKAD_10 10 L bank address bit 10
|
|
FELBANK3.LBANKAD_9 9 L bank address bit 9
|
|
FELBANK3.LBANKAD_8 8 L bank address bit 8
|
|
FELBANK3.MODENL 0 Virtual flash emulation enable
|
|
FESBANK0 0x008007F0 Pseudo-flash S Bank Register 0
|
|
FESBANK0.SBANKAD_14 14 S bank address bit 14
|
|
FESBANK0.SBANKAD_13 13 S bank address bit 13
|
|
FESBANK0.SBANKAD_12 12 S bank address bit 12
|
|
FESBANK0.SBANKAD_11 11 S bank address bit 11
|
|
FESBANK0.SBANKAD_10 10 S bank address bit 10
|
|
FESBANK0.SBANKAD_9 9 S bank address bit 9
|
|
FESBANK0.SBANKAD_8 8 S bank address bit 8
|
|
FESBANK0.MODENS 0 Virtual flash emulation enable
|
|
FESBANK1 0x008007F2 Pseudo-flash S Bank Register 1
|
|
FESBANK1.SBANKAD_14 14 S bank address bit 14
|
|
FESBANK1.SBANKAD_13 13 S bank address bit 13
|
|
FESBANK1.SBANKAD_12 12 S bank address bit 12
|
|
FESBANK1.SBANKAD_11 11 S bank address bit 11
|
|
FESBANK1.SBANKAD_10 10 S bank address bit 10
|
|
FESBANK1.SBANKAD_9 9 S bank address bit 9
|
|
FESBANK1.SBANKAD_8 8 S bank address bit 8
|
|
FESBANK1.MODENS 0 Virtual flash emulation enable
|
|
SI45STAT 0x00800A00 SIO45 Interrupt Status Register
|
|
SI45STAT.IRQR5 3 SIO5 receive interrupt request status bit
|
|
SI45STAT.IRQT5 2 SIO5 transmit-finished interrupt request status bit
|
|
SI45STAT.IRQR4 1 SIO4 receive interrupt request status bit
|
|
SI45STAT.IRQT4 0 SIO4 transmit-finished interrupt request status bit
|
|
SI45MASK 0x00800A01 SIO45 Interrupt Mask Register
|
|
SI45MASK.R5MASK 11 SIO5 receive interrupt mask bit
|
|
SI45MASK.T5MASK 10 SIO5 transmit interrupt mask bit
|
|
SI45MASK.R4MASK 9 SIO4 receive interrupt mask bit
|
|
SI45MASK.T4MASK 8 SIO4 transmit interrupt mask bit
|
|
SI45SEL 0x00800A02 SIO45 Receive Interrupt Cause Select Register
|
|
SI45SEL.ISR5 5 SIO5 receive interrupt cause select bit
|
|
SI45SEL.ISR4 4 SIO4 receive interrupt cause select bit
|
|
RESERVED00800A03 0x00800A03 RESERVED
|
|
RESERVED00800A04 0x00800A04 RESERVED
|
|
RESERVED00800A05 0x00800A05 RESERVED
|
|
RESERVED00800A06 0x00800A06 RESERVED
|
|
RESERVED00800A07 0x00800A07 RESERVED
|
|
RESERVED00800A08 0x00800A08 RESERVED
|
|
RESERVED00800A09 0x00800A09 RESERVED
|
|
RESERVED00800A0A 0x00800A0A RESERVED
|
|
RESERVED00800A0B 0x00800A0B RESERVED
|
|
RESERVED00800A0C 0x00800A0C RESERVED
|
|
RESERVED00800A0D 0x00800A0D RESERVED
|
|
RESERVED00800A0E 0x00800A0E RESERVED
|
|
RESERVED00800A0F 0x00800A0F RESERVED
|
|
S4TCNT 0x00800A10 SIO4 Transmit Control Register
|
|
S4TCNT.TEN 7 Transmit enable bit
|
|
S4TCNT.TBE 6 Transmit buffer empty bit
|
|
S4TCNT.TSTAT 5 Transmit status bit
|
|
S4TCNT.CDIV_3 3 BRG count source select bit
|
|
S4TCNT.CDIV_2 2 BRG count source select bit
|
|
S4MOD 0x00800A11 SIO4 Transmit/Receive Mode Register
|
|
S4MOD.SEN 15 Sleep select bit, UART mode only
|
|
S4MOD.PEN 14 Parity enable bit, UART mode only
|
|
S4MOD.PSEL 13 Parity odd/even select bit, UART mode only
|
|
S4MOD.STB 12 Stop bit length select bit, UART mode only
|
|
S4MOD.CKS 11 Internal/external clock select bit
|
|
S4MOD.SMOD_10 10 Serial I/O mode select bit
|
|
S4MOD.SMOD_9 9 Serial I/O mode select bit
|
|
S4MOD.SMOD_8 8 Serial I/O mode select bit
|
|
S4TXB 0x00800A12 SIO4 Transmit Buffer Register
|
|
S4TXB.TDATA_15 15 Transmit data bit 15
|
|
S4TXB.TDATA_14 14 Transmit data bit 14
|
|
S4TXB.TDATA_13 13 Transmit data bit 13
|
|
S4TXB.TDATA_12 12 Transmit data bit 12
|
|
S4TXB.TDATA_11 11 Transmit data bit 11
|
|
S4TXB.TDATA_10 10 Transmit data bit 10
|
|
S4TXB.TDATA_9 9 Transmit data bit 9
|
|
S4TXB.TDATA_8 8 Transmit data bit 8
|
|
S4TXB.TDATA_7 7 Transmit data bit 7
|
|
S4RXB 0x00800A14 SIO4 Receive Buffer Register
|
|
S4RXB.RDATA_15 15 Receive data bit 15
|
|
S4RXB.RDATA_14 14 Receive data bit 14
|
|
S4RXB.RDATA_13 13 Receive data bit 13
|
|
S4RXB.RDATA_12 12 Receive data bit 12
|
|
S4RXB.RDATA_11 11 Receive data bit 11
|
|
S4RXB.RDATA_10 10 Receive data bit 10
|
|
S4RXB.RDATA_9 9 Receive data bit 9
|
|
S4RXB.RDATA_8 8 Receive data bit 8
|
|
S4RXB.RDATA_7 7 Receive data bit 7
|
|
S4RCNT 0x00800A16 SIO4 Receive Control Register
|
|
S4RCNT.ERS 7 Error sum bit
|
|
S4RCNT.FLM 6 Framing error bit, UART mode only
|
|
S4RCNT.PTY 5 Parity error bit, UART mode only
|
|
S4RCNT.OVR 4 Overrun error bit
|
|
S4RCNT.REN 3 Receive enable bit
|
|
S4RCNT.RFIN 2 Receive completed bit
|
|
S4RCNT.RSTAT 1 Receive status bit
|
|
S4BAUR 0x00800A17 SIO4 Baud Rate Register
|
|
S4BAUR.BRG_15 15 Baud rate divide value bit 15
|
|
S4BAUR.BRG_14 14 Baud rate divide value bit 14
|
|
S4BAUR.BRG_13 13 Baud rate divide value bit 13
|
|
S4BAUR.BRG_12 12 Baud rate divide value bit 12
|
|
S4BAUR.BRG_11 11 Baud rate divide value bit 11
|
|
S4BAUR.BRG_10 10 Baud rate divide value bit 10
|
|
S4BAUR.BRG_9 9 Baud rate divide value bit 9
|
|
S4BAUR.BRG_8 8 Baud rate divide value bit 8
|
|
RESERVED00800A18 0x00800A18 RESERVED
|
|
RESERVED00800A19 0x00800A19 RESERVED
|
|
RESERVED00800A1A 0x00800A1A RESERVED
|
|
RESERVED00800A1B 0x00800A1B RESERVED
|
|
RESERVED00800A1C 0x00800A1C RESERVED
|
|
RESERVED00800A1D 0x00800A1D RESERVED
|
|
RESERVED00800A1E 0x00800A1E RESERVED
|
|
RESERVED00800A1F 0x00800A1F RESERVED
|
|
S5TCNT 0x00800A20 SIO5 Transmit Control Register
|
|
S5TCNT.TEN 7 Transmit enable bit
|
|
S5TCNT.TBE 6 Transmit buffer empty bit
|
|
S5TCNT.TSTAT 5 Transmit status bit
|
|
S5TCNT.CDIV_3 3 BRG count source select bit
|
|
S5TCNT.CDIV_2 2 BRG count source select bit
|
|
S5MOD 0x00800A21 SIO5 Transmit/Receive Mode Register
|
|
S5MOD.SEN 15 Sleep select bit, UART mode only
|
|
S5MOD.PEN 14 Parity enable bit, UART mode only
|
|
S5MOD.PSEL 13 Parity odd/even select bit, UART mode only
|
|
S5MOD.STB 12 Stop bit length select bit, UART mode only
|
|
S5MOD.CKS 11 Internal/external clock select bit
|
|
S5MOD.SMOD_10 10 Serial I/O mode select bit
|
|
S5MOD.SMOD_9 9 Serial I/O mode select bit
|
|
S5MOD.SMOD_8 8 Serial I/O mode select bit
|
|
S5TXB 0x00800A22 SIO5 Transmit Buffer Register
|
|
S5TXB.TDATA_15 15 Transmit data bit 15
|
|
S5TXB.TDATA_14 14 Transmit data bit 14
|
|
S5TXB.TDATA_13 13 Transmit data bit 13
|
|
S5TXB.TDATA_12 12 Transmit data bit 12
|
|
S5TXB.TDATA_11 11 Transmit data bit 11
|
|
S5TXB.TDATA_10 10 Transmit data bit 10
|
|
S5TXB.TDATA_9 9 Transmit data bit 9
|
|
S5TXB.TDATA_8 8 Transmit data bit 8
|
|
S5TXB.TDATA_7 7 Transmit data bit 7
|
|
S5RXB 0x00800A24 SIO5 Receive Buffer Register
|
|
S5RXB.RDATA_15 15 Receive data bit 15
|
|
S5RXB.RDATA_14 14 Receive data bit 14
|
|
S5RXB.RDATA_13 13 Receive data bit 13
|
|
S5RXB.RDATA_12 12 Receive data bit 12
|
|
S5RXB.RDATA_11 11 Receive data bit 11
|
|
S5RXB.RDATA_10 10 Receive data bit 10
|
|
S5RXB.RDATA_9 9 Receive data bit 9
|
|
S5RXB.RDATA_8 8 Receive data bit 8
|
|
S5RXB.RDATA_7 7 Receive data bit 7
|
|
S5RCNT 0x00800A26 SIO5 Receive Control Register
|
|
S5RCNT.ERS 7 Error sum bit
|
|
S5RCNT.FLM 6 Framing error bit, UART mode only
|
|
S5RCNT.PTY 5 Parity error bit, UART mode only
|
|
S5RCNT.OVR 4 Overrun error bit
|
|
S5RCNT.REN 3 Receive enable bit
|
|
S5RCNT.RFIN 2 Receive completed bit
|
|
S5RCNT.RSTAT 1 Receive status bit
|
|
S5BAUR 0x00800A27 SIO5 Baud Rate Register
|
|
S5BAUR.BRG_15 15 Baud rate divide value bit 15
|
|
S5BAUR.BRG_14 14 Baud rate divide value bit 14
|
|
S5BAUR.BRG_13 13 Baud rate divide value bit 13
|
|
S5BAUR.BRG_12 12 Baud rate divide value bit 12
|
|
S5BAUR.BRG_11 11 Baud rate divide value bit 11
|
|
S5BAUR.BRG_10 10 Baud rate divide value bit 10
|
|
S5BAUR.BRG_9 9 Baud rate divide value bit 9
|
|
S5BAUR.BRG_8 8 Baud rate divide value bit 8
|
|
AD1SIM0 0x00800A80 A-D1 Single Mode Register 0
|
|
AD1SIM0.AD1SSTT 7 A-D1 conversion start
|
|
AD1SIM0.AD1SSTP 6 A-D1 conversion stop
|
|
AD1SIM0.AD1SCMP 5 A-D1 conversion/comparate completed
|
|
AD1SIM0.AD1SREQ 4 Interrupt request
|
|
AD1SIM0.AD1SSEL 3 A-D1 conversion start trigger selection
|
|
AD1SIM0.AD1STRG 2 A-D1 hardware trigger selection
|
|
AD1SIM1 0x00800A81 A-D1 Single Mode Register 1
|
|
AD1SIM1.AN1SEL_15 15 Analog input pin selection
|
|
AD1SIM1.AN1SEL_14 14 Analog input pin selection
|
|
AD1SIM1.AN1SEL_13 13 Analog input pin selection
|
|
AD1SIM1.AN1SEL_12 12 Analog input pin selection
|
|
AD1SIM1.AD1SSPD 9 A-D1 conversion rate selection
|
|
AD1SIM1.AD1SMSL 8 A-D1 conversion mode selection
|
|
RESERVED00800A82 0x00800A82 RESERVED
|
|
RESERVED00800A83 0x00800A83 RESERVED
|
|
AD1SCM0 0x00800A84 A-D1 Scan Mode Register 0
|
|
AD1SCM0.AD1CSTT 7 A-D1 conversion start
|
|
AD1SCM0.AD1CSTP 6 A-D1 conversion stop
|
|
AD1SCM0.AD1CCMP 5 A-D1 conversion completed
|
|
AD1SCM0.AD1CREQ 4 Interrupt request selection
|
|
AD1SCM0.AD1CSEL 3 A-D1 conversion start trigger selection
|
|
AD1SCM0.AD1CTRG 2 A-D1 hardware trigger selection
|
|
AD1SCM0.AD1CMSL 1 A-D1 scan mode selection
|
|
AD1SCM1 0x00800A85 A-D1 Scan Mode Register 1
|
|
AD1SCM1.AN1SCAN_15 15 A-D1 scan loop selection
|
|
AD1SCM1.AN1SCAN_14 14 A-D1 scan loop selection
|
|
AD1SCM1.AN1SCAN_13 13 A-D1 scan loop selection
|
|
AD1SCM1.AN1SCAN_12 12 A-D1 scan loop selection
|
|
AD1SCM1.AD1CSPD 9 A-D1 conversion rate selection
|
|
RESERVED00800A86 0x00800A86 RESERVED
|
|
RESERVED00800A87 0x00800A87 RESERVED
|
|
AD1SAR 0x00800A88 A-D1 Successive Approximation Register
|
|
AD1SAR.AD1SAR_15 15 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_14 14 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_13 13 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_12 12 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_11 11 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_10 10 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_9 9 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_8 8 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_7 7 A-D1 successive approximation value/comparison value
|
|
AD1SAR.AD1SAR_6 6 A-D1 successive approximation value/comparison value
|
|
RESERVED00800A8A 0x00800A8A RESERVED
|
|
RESERVED00800A8B 0x00800A8B RESERVED
|
|
AD1CMP 0x00800A8C A-D1 Comparate Data Register
|
|
AD1CMP.AD1CMP15 15 A-D1 comparate result flag bit 15
|
|
AD1CMP.AD1CMP14 14 A-D1 comparate result flag bit 14
|
|
AD1CMP.AD1CMP13 13 A-D1 comparate result flag bit 13
|
|
AD1CMP.AD1CMP12 12 A-D1 comparate result flag bit 12
|
|
AD1CMP.AD1CMP11 11 A-D1 comparate result flag bit 11
|
|
AD1CMP.AD1CMP10 10 A-D1 comparate result flag bit 10
|
|
AD1CMP.AD1CMP9 9 A-D1 comparate result flag bit 9
|
|
AD1CMP.AD1CMP8 8 A-D1 comparate result flag bit 8
|
|
AD1CMP.AD1CMP7 7 A-D1 comparate result flag bit 7
|
|
AD1CMP.AD1CMP6 6 A-D1 comparate result flag bit 6
|
|
AD1CMP.AD1CMP5 5 A-D1 comparate result flag bit 5
|
|
AD1CMP.AD1CMP4 4 A-D1 comparate result flag bit 4
|
|
AD1CMP.AD1CMP3 3 A-D1 comparate result flag bit 3
|
|
AD1CMP.AD1CMP2 2 A-D1 comparate result flag bit 2
|
|
AD1CMP.AD1CMP1 1 A-D1 comparate result flag bit 1
|
|
AD1CMP.AD1CMP0 0 A-D1 comparate result flag bit 0
|
|
RESERVED00800A8E 0x00800A8E RESERVED
|
|
RESERVED00800A8F 0x00800A8F RESERVED
|
|
AD1DT0 0x00800A90 10-bit A-D1 Data Register 0
|
|
AD1DT0.AD1DT0_15 15 A-D1 data bit 15
|
|
AD1DT0.AD1DT0_14 14 A-D1 data bit 14
|
|
AD1DT0.AD1DT0_13 13 A-D1 data bit 13
|
|
AD1DT0.AD1DT0_12 12 A-D1 data bit 12
|
|
AD1DT0.AD1DT0_11 11 A-D1 data bit 11
|
|
AD1DT0.AD1DT0_10 10 A-D1 data bit 10
|
|
AD1DT0.AD1DT0_9 9 A-D1 data bit 9
|
|
AD1DT0.AD1DT0_8 8 A-D1 data bit 8
|
|
AD1DT0.AD1DT0_7 7 A-D1 data bit 7
|
|
AD1DT0.AD1DT0_6 6 A-D1 data bit 6
|
|
AD1DT1 0x00800A92 10-bit A-D1 Data Register 1
|
|
AD1DT1.AD1DT1_15 15 A-D1 data bit 15
|
|
AD1DT1.AD1DT1_14 14 A-D1 data bit 14
|
|
AD1DT1.AD1DT1_13 13 A-D1 data bit 13
|
|
AD1DT1.AD1DT1_12 12 A-D1 data bit 12
|
|
AD1DT1.AD1DT1_11 11 A-D1 data bit 11
|
|
AD1DT1.AD1DT1_10 10 A-D1 data bit 10
|
|
AD1DT1.AD1DT1_9 9 A-D1 data bit 9
|
|
AD1DT1.AD1DT1_8 8 A-D1 data bit 8
|
|
AD1DT1.AD1DT1_7 7 A-D1 data bit 7
|
|
AD1DT1.AD1DT1_6 6 A-D1 data bit 6
|
|
AD1DT2 0x00800A94 10-bit A-D1 Data Register 2
|
|
AD1DT2.AD1DT2_15 15 A-D1 data bit 15
|
|
AD1DT2.AD1DT2_14 14 A-D1 data bit 14
|
|
AD1DT2.AD1DT2_13 13 A-D1 data bit 13
|
|
AD1DT2.AD1DT2_12 12 A-D1 data bit 12
|
|
AD1DT2.AD1DT2_11 11 A-D1 data bit 11
|
|
AD1DT2.AD1DT2_10 10 A-D1 data bit 10
|
|
AD1DT2.AD1DT2_9 9 A-D1 data bit 9
|
|
AD1DT2.AD1DT2_8 8 A-D1 data bit 8
|
|
AD1DT2.AD1DT2_7 7 A-D1 data bit 7
|
|
AD1DT2.AD1DT2_6 6 A-D1 data bit 6
|
|
AD1DT3 0x00800A96 10-bit A-D1 Data Register 3
|
|
AD1DT3.AD1DT3_15 15 A-D1 data bit 15
|
|
AD1DT3.AD1DT3_14 14 A-D1 data bit 14
|
|
AD1DT3.AD1DT3_13 13 A-D1 data bit 13
|
|
AD1DT3.AD1DT3_12 12 A-D1 data bit 12
|
|
AD1DT3.AD1DT3_11 11 A-D1 data bit 11
|
|
AD1DT3.AD1DT3_10 10 A-D1 data bit 10
|
|
AD1DT3.AD1DT3_9 9 A-D1 data bit 9
|
|
AD1DT3.AD1DT3_8 8 A-D1 data bit 8
|
|
AD1DT3.AD1DT3_7 7 A-D1 data bit 7
|
|
AD1DT3.AD1DT3_6 6 A-D1 data bit 6
|
|
AD1DT4 0x00800A98 10-bit A-D1 Data Register 4
|
|
AD1DT4.AD1DT4_15 15 A-D1 data bit 15
|
|
AD1DT4.AD1DT4_14 14 A-D1 data bit 14
|
|
AD1DT4.AD1DT4_13 13 A-D1 data bit 13
|
|
AD1DT4.AD1DT4_12 12 A-D1 data bit 12
|
|
AD1DT4.AD1DT4_11 11 A-D1 data bit 11
|
|
AD1DT4.AD1DT4_10 10 A-D1 data bit 10
|
|
AD1DT4.AD1DT4_9 9 A-D1 data bit 9
|
|
AD1DT4.AD1DT4_8 8 A-D1 data bit 8
|
|
AD1DT4.AD1DT4_7 7 A-D1 data bit 7
|
|
AD1DT4.AD1DT4_6 6 A-D1 data bit 6
|
|
AD1DT5 0x00800A9A 10-bit A-D1 Data Register 5
|
|
AD1DT5.AD1DT5_15 15 A-D1 data bit 15
|
|
AD1DT5.AD1DT5_14 14 A-D1 data bit 14
|
|
AD1DT5.AD1DT5_13 13 A-D1 data bit 13
|
|
AD1DT5.AD1DT5_12 12 A-D1 data bit 12
|
|
AD1DT5.AD1DT5_11 11 A-D1 data bit 11
|
|
AD1DT5.AD1DT5_10 10 A-D1 data bit 10
|
|
AD1DT5.AD1DT5_9 9 A-D1 data bit 9
|
|
AD1DT5.AD1DT5_8 8 A-D1 data bit 8
|
|
AD1DT5.AD1DT5_7 7 A-D1 data bit 7
|
|
AD1DT5.AD1DT5_6 6 A-D1 data bit 6
|
|
AD1DT6 0x00800A9C 10-bit A-D1 Data Register 6
|
|
AD1DT6.AD1DT6_15 15 A-D1 data bit 15
|
|
AD1DT6.AD1DT6_14 14 A-D1 data bit 14
|
|
AD1DT6.AD1DT6_13 13 A-D1 data bit 13
|
|
AD1DT6.AD1DT6_12 12 A-D1 data bit 12
|
|
AD1DT6.AD1DT6_11 11 A-D1 data bit 11
|
|
AD1DT6.AD1DT6_10 10 A-D1 data bit 10
|
|
AD1DT6.AD1DT6_9 9 A-D1 data bit 9
|
|
AD1DT6.AD1DT6_8 8 A-D1 data bit 8
|
|
AD1DT6.AD1DT6_7 7 A-D1 data bit 7
|
|
AD1DT6.AD1DT6_6 6 A-D1 data bit 6
|
|
AD1DT7 0x00800A9E 10-bit A-D1 Data Register 7
|
|
AD1DT7.AD1DT7_15 15 A-D1 data bit 15
|
|
AD1DT7.AD1DT7_14 14 A-D1 data bit 14
|
|
AD1DT7.AD1DT7_13 13 A-D1 data bit 13
|
|
AD1DT7.AD1DT7_12 12 A-D1 data bit 12
|
|
AD1DT7.AD1DT7_11 11 A-D1 data bit 11
|
|
AD1DT7.AD1DT7_10 10 A-D1 data bit 10
|
|
AD1DT7.AD1DT7_9 9 A-D1 data bit 9
|
|
AD1DT7.AD1DT7_8 8 A-D1 data bit 8
|
|
AD1DT7.AD1DT7_7 7 A-D1 data bit 7
|
|
AD1DT7.AD1DT7_6 6 A-D1 data bit 6
|
|
AD1DT8 0x00800AA0 10-bit A-D1 Data Register 8
|
|
AD1DT8.AD1DT8_15 15 A-D1 data bit 15
|
|
AD1DT8.AD1DT8_14 14 A-D1 data bit 14
|
|
AD1DT8.AD1DT8_13 13 A-D1 data bit 13
|
|
AD1DT8.AD1DT8_12 12 A-D1 data bit 12
|
|
AD1DT8.AD1DT8_11 11 A-D1 data bit 11
|
|
AD1DT8.AD1DT8_10 10 A-D1 data bit 10
|
|
AD1DT8.AD1DT8_9 9 A-D1 data bit 9
|
|
AD1DT8.AD1DT8_8 8 A-D1 data bit 8
|
|
AD1DT8.AD1DT8_7 7 A-D1 data bit 7
|
|
AD1DT8.AD1DT8_6 6 A-D1 data bit 6
|
|
AD1DT9 0x00800AA2 10-bit A-D1 Data Register 9
|
|
AD1DT9.AD1DT9_15 15 A-D1 data bit 15
|
|
AD1DT9.AD1DT9_14 14 A-D1 data bit 14
|
|
AD1DT9.AD1DT9_13 13 A-D1 data bit 13
|
|
AD1DT9.AD1DT9_12 12 A-D1 data bit 12
|
|
AD1DT9.AD1DT9_11 11 A-D1 data bit 11
|
|
AD1DT9.AD1DT9_10 10 A-D1 data bit 10
|
|
AD1DT9.AD1DT9_9 9 A-D1 data bit 9
|
|
AD1DT9.AD1DT9_8 8 A-D1 data bit 8
|
|
AD1DT9.AD1DT9_7 7 A-D1 data bit 7
|
|
AD1DT9.AD1DT9_6 6 A-D1 data bit 6
|
|
AD1DT10 0x00800AA4 10-bit A-D1 Data Register 10
|
|
AD1DT10.AD1DT10_15 15 A-D1 data bit 15
|
|
AD1DT10.AD1DT10_14 14 A-D1 data bit 14
|
|
AD1DT10.AD1DT10_13 13 A-D1 data bit 13
|
|
AD1DT10.AD1DT10_12 12 A-D1 data bit 12
|
|
AD1DT10.AD1DT10_11 11 A-D1 data bit 11
|
|
AD1DT10.AD1DT10_10 10 A-D1 data bit 10
|
|
AD1DT10.AD1DT10_9 9 A-D1 data bit 9
|
|
AD1DT10.AD1DT10_8 8 A-D1 data bit 8
|
|
AD1DT10.AD1DT10_7 7 A-D1 data bit 7
|
|
AD1DT10.AD1DT10_6 6 A-D1 data bit 6
|
|
AD1DT11 0x00800AA6 10-bit A-D1 Data Register 11
|
|
AD1DT11.AD1DT11_15 15 A-D1 data bit 15
|
|
AD1DT11.AD1DT11_14 14 A-D1 data bit 14
|
|
AD1DT11.AD1DT11_13 13 A-D1 data bit 13
|
|
AD1DT11.AD1DT11_12 12 A-D1 data bit 12
|
|
AD1DT11.AD1DT11_11 11 A-D1 data bit 11
|
|
AD1DT11.AD1DT11_10 10 A-D1 data bit 10
|
|
AD1DT11.AD1DT11_9 9 A-D1 data bit 9
|
|
AD1DT11.AD1DT11_8 8 A-D1 data bit 8
|
|
AD1DT11.AD1DT11_7 7 A-D1 data bit 7
|
|
AD1DT11.AD1DT11_6 6 A-D1 data bit 6
|
|
AD1DT12 0x00800AA8 10-bit A-D1 Data Register 12
|
|
AD1DT12.AD1DT12_15 15 A-D1 data bit 15
|
|
AD1DT12.AD1DT12_14 14 A-D1 data bit 14
|
|
AD1DT12.AD1DT12_13 13 A-D1 data bit 13
|
|
AD1DT12.AD1DT12_12 12 A-D1 data bit 12
|
|
AD1DT12.AD1DT12_11 11 A-D1 data bit 11
|
|
AD1DT12.AD1DT12_10 10 A-D1 data bit 10
|
|
AD1DT12.AD1DT12_9 9 A-D1 data bit 9
|
|
AD1DT12.AD1DT12_8 8 A-D1 data bit 8
|
|
AD1DT12.AD1DT12_7 7 A-D1 data bit 7
|
|
AD1DT12.AD1DT12_6 6 A-D1 data bit 6
|
|
AD1DT13 0x00800AAA 10-bit A-D1 Data Register 13
|
|
AD1DT13.AD1DT13_15 15 A-D1 data bit 15
|
|
AD1DT13.AD1DT13_14 14 A-D1 data bit 14
|
|
AD1DT13.AD1DT13_13 13 A-D1 data bit 13
|
|
AD1DT13.AD1DT13_12 12 A-D1 data bit 12
|
|
AD1DT13.AD1DT13_11 11 A-D1 data bit 11
|
|
AD1DT13.AD1DT13_10 10 A-D1 data bit 10
|
|
AD1DT13.AD1DT13_9 9 A-D1 data bit 9
|
|
AD1DT13.AD1DT13_8 8 A-D1 data bit 8
|
|
AD1DT13.AD1DT13_7 7 A-D1 data bit 7
|
|
AD1DT13.AD1DT13_6 6 A-D1 data bit 6
|
|
AD1DT14 0x00800AAC 10-bit A-D1 Data Register 14
|
|
AD1DT14.AD1DT14_15 15 A-D1 data bit 15
|
|
AD1DT14.AD1DT14_14 14 A-D1 data bit 14
|
|
AD1DT14.AD1DT14_13 13 A-D1 data bit 13
|
|
AD1DT14.AD1DT14_12 12 A-D1 data bit 12
|
|
AD1DT14.AD1DT14_11 11 A-D1 data bit 11
|
|
AD1DT14.AD1DT14_10 10 A-D1 data bit 10
|
|
AD1DT14.AD1DT14_9 9 A-D1 data bit 9
|
|
AD1DT14.AD1DT14_8 8 A-D1 data bit 8
|
|
AD1DT14.AD1DT14_7 7 A-D1 data bit 7
|
|
AD1DT14.AD1DT14_6 6 A-D1 data bit 6
|
|
AD1DT15 0x00800AAE 10-bit A-D1 Data Register 15
|
|
AD1DT15.AD1DT15_15 15 A-D1 data bit 15
|
|
AD1DT15.AD1DT15_14 14 A-D1 data bit 14
|
|
AD1DT15.AD1DT15_13 13 A-D1 data bit 13
|
|
AD1DT15.AD1DT15_12 12 A-D1 data bit 12
|
|
AD1DT15.AD1DT15_11 11 A-D1 data bit 11
|
|
AD1DT15.AD1DT15_10 10 A-D1 data bit 10
|
|
AD1DT15.AD1DT15_9 9 A-D1 data bit 9
|
|
AD1DT15.AD1DT15_8 8 A-D1 data bit 8
|
|
AD1DT15.AD1DT15_7 7 A-D1 data bit 7
|
|
AD1DT15.AD1DT15_6 6 A-D1 data bit 6
|
|
RESERVED00800AD0 0x00800AD0 RESERVED
|
|
AD18DT0 0x00800AD1 8-bit A-D1 Data Register 0
|
|
AD18DT0.AD18DT0_15 15 8-bit A-D1 data bit 15
|
|
AD18DT0.AD18DT0_14 14 8-bit A-D1 data bit 14
|
|
AD18DT0.AD18DT0_13 13 8-bit A-D1 data bit 13
|
|
AD18DT0.AD18DT0_12 12 8-bit A-D1 data bit 12
|
|
AD18DT0.AD18DT0_11 11 8-bit A-D1 data bit 11
|
|
AD18DT0.AD18DT0_10 10 8-bit A-D1 data bit 10
|
|
AD18DT0.AD18DT0_9 9 8-bit A-D1 data bit 9
|
|
AD18DT0.AD18DT0_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AD2 0x00800AD2 RESERVED
|
|
AD18DT1 0x00800AD3 8-bit A-D1 Data Register 1
|
|
AD18DT1.AD18DT1_15 15 8-bit A-D1 data bit 15
|
|
AD18DT1.AD18DT1_14 14 8-bit A-D1 data bit 14
|
|
AD18DT1.AD18DT1_13 13 8-bit A-D1 data bit 13
|
|
AD18DT1.AD18DT1_12 12 8-bit A-D1 data bit 12
|
|
AD18DT1.AD18DT1_11 11 8-bit A-D1 data bit 11
|
|
AD18DT1.AD18DT1_10 10 8-bit A-D1 data bit 10
|
|
AD18DT1.AD18DT1_9 9 8-bit A-D1 data bit 9
|
|
AD18DT1.AD18DT1_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AD4 0x00800AD4 RESERVED
|
|
AD18DT2 0x00800AD5 8-bit A-D1 Data Register 2
|
|
AD18DT2.AD18DT2_15 15 8-bit A-D1 data bit 15
|
|
AD18DT2.AD18DT2_14 14 8-bit A-D1 data bit 14
|
|
AD18DT2.AD18DT2_13 13 8-bit A-D1 data bit 13
|
|
AD18DT2.AD18DT2_12 12 8-bit A-D1 data bit 12
|
|
AD18DT2.AD18DT2_11 11 8-bit A-D1 data bit 11
|
|
AD18DT2.AD18DT2_10 10 8-bit A-D1 data bit 10
|
|
AD18DT2.AD18DT2_9 9 8-bit A-D1 data bit 9
|
|
AD18DT2.AD18DT2_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AD6 0x00800AD6 RESERVED
|
|
AD18DT3 0x00800AD7 8-bit A-D1 Data Register 3
|
|
AD18DT3.AD18DT3_15 15 8-bit A-D1 data bit 15
|
|
AD18DT3.AD18DT3_14 14 8-bit A-D1 data bit 14
|
|
AD18DT3.AD18DT3_13 13 8-bit A-D1 data bit 13
|
|
AD18DT3.AD18DT3_12 12 8-bit A-D1 data bit 12
|
|
AD18DT3.AD18DT3_11 11 8-bit A-D1 data bit 11
|
|
AD18DT3.AD18DT3_10 10 8-bit A-D1 data bit 10
|
|
AD18DT3.AD18DT3_9 9 8-bit A-D1 data bit 9
|
|
AD18DT3.AD18DT3_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AD8 0x00800AD8 RESERVED
|
|
AD18DT4 0x00800AD9 8-bit A-D1 Data Register 4
|
|
AD18DT4.AD18DT4_15 15 8-bit A-D1 data bit 15
|
|
AD18DT4.AD18DT4_14 14 8-bit A-D1 data bit 14
|
|
AD18DT4.AD18DT4_13 13 8-bit A-D1 data bit 13
|
|
AD18DT4.AD18DT4_12 12 8-bit A-D1 data bit 12
|
|
AD18DT4.AD18DT4_11 11 8-bit A-D1 data bit 11
|
|
AD18DT4.AD18DT4_10 10 8-bit A-D1 data bit 10
|
|
AD18DT4.AD18DT4_9 9 8-bit A-D1 data bit 9
|
|
AD18DT4.AD18DT4_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800ADA 0x00800ADA RESERVED
|
|
AD18DT5 0x00800ADB 8-bit A-D1 Data Register 5
|
|
AD18DT5.AD18DT5_15 15 8-bit A-D1 data bit 15
|
|
AD18DT5.AD18DT5_14 14 8-bit A-D1 data bit 14
|
|
AD18DT5.AD18DT5_13 13 8-bit A-D1 data bit 13
|
|
AD18DT5.AD18DT5_12 12 8-bit A-D1 data bit 12
|
|
AD18DT5.AD18DT5_11 11 8-bit A-D1 data bit 11
|
|
AD18DT5.AD18DT5_10 10 8-bit A-D1 data bit 10
|
|
AD18DT5.AD18DT5_9 9 8-bit A-D1 data bit 9
|
|
AD18DT5.AD18DT5_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800ADC 0x00800ADC RESERVED
|
|
AD18DT6 0x00800ADD 8-bit A-D1 Data Register 6
|
|
AD18DT6.AD18DT6_15 15 8-bit A-D1 data bit 15
|
|
AD18DT6.AD18DT6_14 14 8-bit A-D1 data bit 14
|
|
AD18DT6.AD18DT6_13 13 8-bit A-D1 data bit 13
|
|
AD18DT6.AD18DT6_12 12 8-bit A-D1 data bit 12
|
|
AD18DT6.AD18DT6_11 11 8-bit A-D1 data bit 11
|
|
AD18DT6.AD18DT6_10 10 8-bit A-D1 data bit 10
|
|
AD18DT6.AD18DT6_9 9 8-bit A-D1 data bit 9
|
|
AD18DT6.AD18DT6_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800ADE 0x00800ADE RESERVED
|
|
AD18DT7 0x00800ADF 8-bit A-D1 Data Register 7
|
|
AD18DT7.AD18DT7_15 15 8-bit A-D1 data bit 15
|
|
AD18DT7.AD18DT7_14 14 8-bit A-D1 data bit 14
|
|
AD18DT7.AD18DT7_13 13 8-bit A-D1 data bit 13
|
|
AD18DT7.AD18DT7_12 12 8-bit A-D1 data bit 12
|
|
AD18DT7.AD18DT7_11 11 8-bit A-D1 data bit 11
|
|
AD18DT7.AD18DT7_10 10 8-bit A-D1 data bit 10
|
|
AD18DT7.AD18DT7_9 9 8-bit A-D1 data bit 9
|
|
AD18DT7.AD18DT7_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AE0 0x00800AE0 RESERVED
|
|
AD18DT8 0x00800AE1 8-bit A-D1 Data Register 8
|
|
AD18DT8.AD18DT8_15 15 8-bit A-D1 data bit 15
|
|
AD18DT8.AD18DT8_14 14 8-bit A-D1 data bit 14
|
|
AD18DT8.AD18DT8_13 13 8-bit A-D1 data bit 13
|
|
AD18DT8.AD18DT8_12 12 8-bit A-D1 data bit 12
|
|
AD18DT8.AD18DT8_11 11 8-bit A-D1 data bit 11
|
|
AD18DT8.AD18DT8_10 10 8-bit A-D1 data bit 10
|
|
AD18DT8.AD18DT8_9 9 8-bit A-D1 data bit 9
|
|
AD18DT8.AD18DT8_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AE2 0x00800AE2 RESERVED
|
|
AD18DT9 0x00800AE3 8-bit A-D1 Data Register 9
|
|
AD18DT9.AD18DT9_15 15 8-bit A-D1 data bit 15
|
|
AD18DT9.AD18DT9_14 14 8-bit A-D1 data bit 14
|
|
AD18DT9.AD18DT9_13 13 8-bit A-D1 data bit 13
|
|
AD18DT9.AD18DT9_12 12 8-bit A-D1 data bit 12
|
|
AD18DT9.AD18DT9_11 11 8-bit A-D1 data bit 11
|
|
AD18DT9.AD18DT9_10 10 8-bit A-D1 data bit 10
|
|
AD18DT9.AD18DT9_9 9 8-bit A-D1 data bit 9
|
|
AD18DT9.AD18DT9_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AE4 0x00800AE4 RESERVED
|
|
AD18DT10 0x00800AE5 8-bit A-D1 Data Register 10
|
|
AD18DT10.AD18DT10_15 15 8-bit A-D1 data bit 15
|
|
AD18DT10.AD18DT10_14 14 8-bit A-D1 data bit 14
|
|
AD18DT10.AD18DT10_13 13 8-bit A-D1 data bit 13
|
|
AD18DT10.AD18DT10_12 12 8-bit A-D1 data bit 12
|
|
AD18DT10.AD18DT10_11 11 8-bit A-D1 data bit 11
|
|
AD18DT10.AD18DT10_10 10 8-bit A-D1 data bit 10
|
|
AD18DT10.AD18DT10_9 9 8-bit A-D1 data bit 9
|
|
AD18DT10.AD18DT10_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AE6 0x00800AE6 RESERVED
|
|
AD18DT11 0x00800AE7 8-bit A-D1 Data Register 11
|
|
AD18DT11.AD18DT11_15 15 8-bit A-D1 data bit 15
|
|
AD18DT11.AD18DT11_14 14 8-bit A-D1 data bit 14
|
|
AD18DT11.AD18DT11_13 13 8-bit A-D1 data bit 13
|
|
AD18DT11.AD18DT11_12 12 8-bit A-D1 data bit 12
|
|
AD18DT11.AD18DT11_11 11 8-bit A-D1 data bit 11
|
|
AD18DT11.AD18DT11_10 10 8-bit A-D1 data bit 10
|
|
AD18DT11.AD18DT11_9 9 8-bit A-D1 data bit 9
|
|
AD18DT11.AD18DT11_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AE8 0x00800AE8 RESERVED
|
|
AD18DT12 0x00800AE9 8-bit A-D1 Data Register 12
|
|
AD18DT12.AD18DT12_15 15 8-bit A-D1 data bit 15
|
|
AD18DT12.AD18DT12_14 14 8-bit A-D1 data bit 14
|
|
AD18DT12.AD18DT12_13 13 8-bit A-D1 data bit 13
|
|
AD18DT12.AD18DT12_12 12 8-bit A-D1 data bit 12
|
|
AD18DT12.AD18DT12_11 11 8-bit A-D1 data bit 11
|
|
AD18DT12.AD18DT12_10 10 8-bit A-D1 data bit 10
|
|
AD18DT12.AD18DT12_9 9 8-bit A-D1 data bit 9
|
|
AD18DT12.AD18DT12_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AEA 0x00800AEA RESERVED
|
|
AD18DT13 0x00800AEB 8-bit A-D1 Data Register 13
|
|
AD18DT13.AD18DT13_15 15 8-bit A-D1 data bit 15
|
|
AD18DT13.AD18DT13_14 14 8-bit A-D1 data bit 14
|
|
AD18DT13.AD18DT13_13 13 8-bit A-D1 data bit 13
|
|
AD18DT13.AD18DT13_12 12 8-bit A-D1 data bit 12
|
|
AD18DT13.AD18DT13_11 11 8-bit A-D1 data bit 11
|
|
AD18DT13.AD18DT13_10 10 8-bit A-D1 data bit 10
|
|
AD18DT13.AD18DT13_9 9 8-bit A-D1 data bit 9
|
|
AD18DT13.AD18DT13_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AEC 0x00800AEC RESERVED
|
|
AD18DT14 0x00800AED 8-bit A-D1 Data Register 14
|
|
AD18DT14.AD18DT14_15 15 8-bit A-D1 data bit 15
|
|
AD18DT14.AD18DT14_14 14 8-bit A-D1 data bit 14
|
|
AD18DT14.AD18DT14_13 13 8-bit A-D1 data bit 13
|
|
AD18DT14.AD18DT14_12 12 8-bit A-D1 data bit 12
|
|
AD18DT14.AD18DT14_11 11 8-bit A-D1 data bit 11
|
|
AD18DT14.AD18DT14_10 10 8-bit A-D1 data bit 10
|
|
AD18DT14.AD18DT14_9 9 8-bit A-D1 data bit 9
|
|
AD18DT14.AD18DT14_8 8 8-bit A-D1 data bit 8
|
|
RESERVED00800AEE 0x00800AEE RESERVED
|
|
AD18DT15 0x00800AEF 8-bit A-D1 Data Register 15
|
|
AD18DT15.AD18DT15_15 15 8-bit A-D1 data bit 15
|
|
AD18DT15.AD18DT15_14 14 8-bit A-D1 data bit 14
|
|
AD18DT15.AD18DT15_13 13 8-bit A-D1 data bit 13
|
|
AD18DT15.AD18DT15_12 12 8-bit A-D1 data bit 12
|
|
AD18DT15.AD18DT15_11 11 8-bit A-D1 data bit 11
|
|
AD18DT15.AD18DT15_10 10 8-bit A-D1 data bit 10
|
|
AD18DT15.AD18DT15_9 9 8-bit A-D1 data bit 9
|
|
AD18DT15.AD18DT15_8 8 8-bit A-D1 data bit 8
|
|
TID1CT 0x00800B8C TID1 Counter
|
|
TID1CT.TID1CT_15 15
|
|
TID1CT.TID1CT_14 14
|
|
TID1CT.TID1CT_13 13
|
|
TID1CT.TID1CT_12 12
|
|
TID1CT.TID1CT_11 11
|
|
TID1CT.TID1CT_10 10
|
|
TID1CT.TID1CT_9 9
|
|
TID1CT.TID1CT_8 8
|
|
TID1CT.TID1CT_7 7
|
|
TID1CT.TID1CT_6 6
|
|
TID1CT.TID1CT_5 5
|
|
TID1CT.TID1CT_4 4
|
|
TID1CT.TID1CT_3 3
|
|
TID1CT.TID1CT_2 2
|
|
TID1CT.TID1CT_1 1
|
|
TID1CT.TID1CT_0 0
|
|
TID1RL 0x00800B8E TID1 Reload Register
|
|
TID1RL.TID1RL_15 15
|
|
TID1RL.TID1RL_14 14
|
|
TID1RL.TID1RL_13 13
|
|
TID1RL.TID1RL_12 12
|
|
TID1RL.TID1RL_11 11
|
|
TID1RL.TID1RL_10 10
|
|
TID1RL.TID1RL_9 9
|
|
TID1RL.TID1RL_8 8
|
|
TID1RL.TID1RL_7 7
|
|
TID1RL.TID1RL_6 6
|
|
TID1RL.TID1RL_5 5
|
|
TID1RL.TID1RL_4 4
|
|
TID1RL.TID1RL_3 3
|
|
TID1RL.TID1RL_2 2
|
|
TID1RL.TID1RL_1 1
|
|
TID1RL.TID1RL_0 0
|
|
TOD10CT 0x00800B90 TOD1_0 Counter
|
|
TOD10CT.TOD10CT_15 15
|
|
TOD10CT.TOD10CT_14 14
|
|
TOD10CT.TOD10CT_13 13
|
|
TOD10CT.TOD10CT_12 12
|
|
TOD10CT.TOD10CT_11 11
|
|
TOD10CT.TOD10CT_10 10
|
|
TOD10CT.TOD10CT_9 9
|
|
TOD10CT.TOD10CT_8 8
|
|
TOD10CT.TOD10CT_7 7
|
|
TOD10CT.TOD10CT_6 6
|
|
TOD10CT.TOD10CT_5 5
|
|
TOD10CT.TOD10CT_4 4
|
|
TOD10CT.TOD10CT_3 3
|
|
TOD10CT.TOD10CT_2 2
|
|
TOD10CT.TOD10CT_1 1
|
|
TOD10CT.TOD10CT_0 0
|
|
RESERVED00800B92 0x00800B92 RESERVED
|
|
RESERVED00800B93 0x00800B93 RESERVED
|
|
TOD10RL1 0x00800B94 TOD1_0 Reload 1 Register
|
|
TOD10RL1.TOD10RL1_15 15
|
|
TOD10RL1.TOD10RL1_14 14
|
|
TOD10RL1.TOD10RL1_13 13
|
|
TOD10RL1.TOD10RL1_12 12
|
|
TOD10RL1.TOD10RL1_11 11
|
|
TOD10RL1.TOD10RL1_10 10
|
|
TOD10RL1.TOD10RL1_9 9
|
|
TOD10RL1.TOD10RL1_8 8
|
|
TOD10RL1.TOD10RL1_7 7
|
|
TOD10RL1.TOD10RL1_6 6
|
|
TOD10RL1.TOD10RL1_5 5
|
|
TOD10RL1.TOD10RL1_4 4
|
|
TOD10RL1.TOD10RL1_3 3
|
|
TOD10RL1.TOD10RL1_2 2
|
|
TOD10RL1.TOD10RL1_1 1
|
|
TOD10RL1.TOD10RL1_0 0
|
|
TOD10RL0 0x00800B96 TOD1_0 Reload 0 Register
|
|
TOD10RL0.TOD10RL0_15 15
|
|
TOD10RL0.TOD10RL0_14 14
|
|
TOD10RL0.TOD10RL0_13 13
|
|
TOD10RL0.TOD10RL0_12 12
|
|
TOD10RL0.TOD10RL0_11 11
|
|
TOD10RL0.TOD10RL0_10 10
|
|
TOD10RL0.TOD10RL0_9 9
|
|
TOD10RL0.TOD10RL0_8 8
|
|
TOD10RL0.TOD10RL0_7 7
|
|
TOD10RL0.TOD10RL0_6 6
|
|
TOD10RL0.TOD10RL0_5 5
|
|
TOD10RL0.TOD10RL0_4 4
|
|
TOD10RL0.TOD10RL0_3 3
|
|
TOD10RL0.TOD10RL0_2 2
|
|
TOD10RL0.TOD10RL0_1 1
|
|
TOD10RL0.TOD10RL0_0 0
|
|
TOD11CT 0x00800B98 TOD1_1 Counter
|
|
TOD11CT.TOD11CT_15 15
|
|
TOD11CT.TOD11CT_14 14
|
|
TOD11CT.TOD11CT_13 13
|
|
TOD11CT.TOD11CT_12 12
|
|
TOD11CT.TOD11CT_11 11
|
|
TOD11CT.TOD11CT_10 10
|
|
TOD11CT.TOD11CT_9 9
|
|
TOD11CT.TOD11CT_8 8
|
|
TOD11CT.TOD11CT_7 7
|
|
TOD11CT.TOD11CT_6 6
|
|
TOD11CT.TOD11CT_5 5
|
|
TOD11CT.TOD11CT_4 4
|
|
TOD11CT.TOD11CT_3 3
|
|
TOD11CT.TOD11CT_2 2
|
|
TOD11CT.TOD11CT_1 1
|
|
TOD11CT.TOD11CT_0 0
|
|
RESERVED00800B9A 0x00800B9A RESERVED
|
|
RESERVED00800B9B 0x00800B9B RESERVED
|
|
TOD11RL1 0x00800B9C TOD1_1 Reload 1 Register
|
|
TOD11RL1.TOD11RL1_15 15
|
|
TOD11RL1.TOD11RL1_14 14
|
|
TOD11RL1.TOD11RL1_13 13
|
|
TOD11RL1.TOD11RL1_12 12
|
|
TOD11RL1.TOD11RL1_11 11
|
|
TOD11RL1.TOD11RL1_10 10
|
|
TOD11RL1.TOD11RL1_9 9
|
|
TOD11RL1.TOD11RL1_8 8
|
|
TOD11RL1.TOD11RL1_7 7
|
|
TOD11RL1.TOD11RL1_6 6
|
|
TOD11RL1.TOD11RL1_5 5
|
|
TOD11RL1.TOD11RL1_4 4
|
|
TOD11RL1.TOD11RL1_3 3
|
|
TOD11RL1.TOD11RL1_2 2
|
|
TOD11RL1.TOD11RL1_1 1
|
|
TOD11RL1.TOD11RL1_0 0
|
|
TOD11RL0 0x00800B9E TOD1_1 Reload 0 Register
|
|
TOD11RL0.TOD11RL0_15 15
|
|
TOD11RL0.TOD11RL0_14 14
|
|
TOD11RL0.TOD11RL0_13 13
|
|
TOD11RL0.TOD11RL0_12 12
|
|
TOD11RL0.TOD11RL0_11 11
|
|
TOD11RL0.TOD11RL0_10 10
|
|
TOD11RL0.TOD11RL0_9 9
|
|
TOD11RL0.TOD11RL0_8 8
|
|
TOD11RL0.TOD11RL0_7 7
|
|
TOD11RL0.TOD11RL0_6 6
|
|
TOD11RL0.TOD11RL0_5 5
|
|
TOD11RL0.TOD11RL0_4 4
|
|
TOD11RL0.TOD11RL0_3 3
|
|
TOD11RL0.TOD11RL0_2 2
|
|
TOD11RL0.TOD11RL0_1 1
|
|
TOD11RL0.TOD11RL0_0 0
|
|
TOD12CT 0x00800BA0 TOD1_2 Counter
|
|
TOD12CT.TOD12CT_15 15
|
|
TOD12CT.TOD12CT_14 14
|
|
TOD12CT.TOD12CT_13 13
|
|
TOD12CT.TOD12CT_12 12
|
|
TOD12CT.TOD12CT_11 11
|
|
TOD12CT.TOD12CT_10 10
|
|
TOD12CT.TOD12CT_9 9
|
|
TOD12CT.TOD12CT_8 8
|
|
TOD12CT.TOD12CT_7 7
|
|
TOD12CT.TOD12CT_6 6
|
|
TOD12CT.TOD12CT_5 5
|
|
TOD12CT.TOD12CT_4 4
|
|
TOD12CT.TOD12CT_3 3
|
|
TOD12CT.TOD12CT_2 2
|
|
TOD12CT.TOD12CT_1 1
|
|
TOD12CT.TOD12CT_0 0
|
|
RESERVED00800B9A 0x00800BA2 RESERVED
|
|
RESERVED00800B9B 0x00800BA3 RESERVED
|
|
TOD12RL1 0x00800BA4 TOD1_2 Reload 1 Register
|
|
TOD12RL1.TOD12RL1_15 15
|
|
TOD12RL1.TOD12RL1_14 14
|
|
TOD12RL1.TOD12RL1_13 13
|
|
TOD12RL1.TOD12RL1_12 12
|
|
TOD12RL1.TOD12RL1_11 11
|
|
TOD12RL1.TOD12RL1_10 10
|
|
TOD12RL1.TOD12RL1_9 9
|
|
TOD12RL1.TOD12RL1_8 8
|
|
TOD12RL1.TOD12RL1_7 7
|
|
TOD12RL1.TOD12RL1_6 6
|
|
TOD12RL1.TOD12RL1_5 5
|
|
TOD12RL1.TOD12RL1_4 4
|
|
TOD12RL1.TOD12RL1_3 3
|
|
TOD12RL1.TOD12RL1_2 2
|
|
TOD12RL1.TOD12RL1_1 1
|
|
TOD12RL1.TOD12RL1_0 0
|
|
TOD12RL0 0x00800BA6 TOD1_2 Reload 0 Register
|
|
TOD12RL0.TOD12RL0_15 15
|
|
TOD12RL0.TOD12RL0_14 14
|
|
TOD12RL0.TOD12RL0_13 13
|
|
TOD12RL0.TOD12RL0_12 12
|
|
TOD12RL0.TOD12RL0_11 11
|
|
TOD12RL0.TOD12RL0_10 10
|
|
TOD12RL0.TOD12RL0_9 9
|
|
TOD12RL0.TOD12RL0_8 8
|
|
TOD12RL0.TOD12RL0_7 7
|
|
TOD12RL0.TOD12RL0_6 6
|
|
TOD12RL0.TOD12RL0_5 5
|
|
TOD12RL0.TOD12RL0_4 4
|
|
TOD12RL0.TOD12RL0_3 3
|
|
TOD12RL0.TOD12RL0_2 2
|
|
TOD12RL0.TOD12RL0_1 1
|
|
TOD12RL0.TOD12RL0_0 0
|
|
TOD13CT 0x00800BA8 TOD1_3 Counter
|
|
TOD13CT.TOD13CT_15 15
|
|
TOD13CT.TOD13CT_14 14
|
|
TOD13CT.TOD13CT_13 13
|
|
TOD13CT.TOD13CT_12 12
|
|
TOD13CT.TOD13CT_11 11
|
|
TOD13CT.TOD13CT_10 10
|
|
TOD13CT.TOD13CT_9 9
|
|
TOD13CT.TOD13CT_8 8
|
|
TOD13CT.TOD13CT_7 7
|
|
TOD13CT.TOD13CT_6 6
|
|
TOD13CT.TOD13CT_5 5
|
|
TOD13CT.TOD13CT_4 4
|
|
TOD13CT.TOD13CT_3 3
|
|
TOD13CT.TOD13CT_2 2
|
|
TOD13CT.TOD13CT_1 1
|
|
TOD13CT.TOD13CT_0 0
|
|
RESERVED00800B9A 0x00800BAA RESERVED
|
|
RESERVED00800B9B 0x00800BAB RESERVED
|
|
TOD13RL1 0x00800BAC TOD1_3 Reload 1 Register
|
|
TOD13RL1.TOD13RL1_15 15
|
|
TOD13RL1.TOD13RL1_14 14
|
|
TOD13RL1.TOD13RL1_13 13
|
|
TOD13RL1.TOD13RL1_12 12
|
|
TOD13RL1.TOD13RL1_11 11
|
|
TOD13RL1.TOD13RL1_10 10
|
|
TOD13RL1.TOD13RL1_9 9
|
|
TOD13RL1.TOD13RL1_8 8
|
|
TOD13RL1.TOD13RL1_7 7
|
|
TOD13RL1.TOD13RL1_6 6
|
|
TOD13RL1.TOD13RL1_5 5
|
|
TOD13RL1.TOD13RL1_4 4
|
|
TOD13RL1.TOD13RL1_3 3
|
|
TOD13RL1.TOD13RL1_2 2
|
|
TOD13RL1.TOD13RL1_1 1
|
|
TOD13RL1.TOD13RL1_0 0
|
|
TOD13RL0 0x00800BAE TOD1_3 Reload 0 Register
|
|
TOD13RL0.TOD13RL0_15 15
|
|
TOD13RL0.TOD13RL0_14 14
|
|
TOD13RL0.TOD13RL0_13 13
|
|
TOD13RL0.TOD13RL0_12 12
|
|
TOD13RL0.TOD13RL0_11 11
|
|
TOD13RL0.TOD13RL0_10 10
|
|
TOD13RL0.TOD13RL0_9 9
|
|
TOD13RL0.TOD13RL0_8 8
|
|
TOD13RL0.TOD13RL0_7 7
|
|
TOD13RL0.TOD13RL0_6 6
|
|
TOD13RL0.TOD13RL0_5 5
|
|
TOD13RL0.TOD13RL0_4 4
|
|
TOD13RL0.TOD13RL0_3 3
|
|
TOD13RL0.TOD13RL0_2 2
|
|
TOD13RL0.TOD13RL0_1 1
|
|
TOD13RL0.TOD13RL0_0 0
|
|
TOD14CT 0x00800BB0 TOD1_4 Counter
|
|
TOD14CT.TOD14CT_15 15
|
|
TOD14CT.TOD14CT_14 14
|
|
TOD14CT.TOD14CT_13 13
|
|
TOD14CT.TOD14CT_12 12
|
|
TOD14CT.TOD14CT_11 11
|
|
TOD14CT.TOD14CT_10 10
|
|
TOD14CT.TOD14CT_9 9
|
|
TOD14CT.TOD14CT_8 8
|
|
TOD14CT.TOD14CT_7 7
|
|
TOD14CT.TOD14CT_6 6
|
|
TOD14CT.TOD14CT_5 5
|
|
TOD14CT.TOD14CT_4 4
|
|
TOD14CT.TOD14CT_3 3
|
|
TOD14CT.TOD14CT_2 2
|
|
TOD14CT.TOD14CT_1 1
|
|
TOD14CT.TOD14CT_0 0
|
|
RESERVED00800B9A 0x00800BB2 RESERVED
|
|
RESERVED00800B9B 0x00800BB3 RESERVED
|
|
TOD14RL1 0x00800BB4 TOD1_4 Reload 1 Register
|
|
TOD14RL1.TOD14RL1_15 15
|
|
TOD14RL1.TOD14RL1_14 14
|
|
TOD14RL1.TOD14RL1_13 13
|
|
TOD14RL1.TOD14RL1_12 12
|
|
TOD14RL1.TOD14RL1_11 11
|
|
TOD14RL1.TOD14RL1_10 10
|
|
TOD14RL1.TOD14RL1_9 9
|
|
TOD14RL1.TOD14RL1_8 8
|
|
TOD14RL1.TOD14RL1_7 7
|
|
TOD14RL1.TOD14RL1_6 6
|
|
TOD14RL1.TOD14RL1_5 5
|
|
TOD14RL1.TOD14RL1_4 4
|
|
TOD14RL1.TOD14RL1_3 3
|
|
TOD14RL1.TOD14RL1_2 2
|
|
TOD14RL1.TOD14RL1_1 1
|
|
TOD14RL1.TOD14RL1_0 0
|
|
TOD14RL0 0x00800BB6 TOD1_4 Reload 0 Register
|
|
TOD14RL0.TOD14RL0_15 15
|
|
TOD14RL0.TOD14RL0_14 14
|
|
TOD14RL0.TOD14RL0_13 13
|
|
TOD14RL0.TOD14RL0_12 12
|
|
TOD14RL0.TOD14RL0_11 11
|
|
TOD14RL0.TOD14RL0_10 10
|
|
TOD14RL0.TOD14RL0_9 9
|
|
TOD14RL0.TOD14RL0_8 8
|
|
TOD14RL0.TOD14RL0_7 7
|
|
TOD14RL0.TOD14RL0_6 6
|
|
TOD14RL0.TOD14RL0_5 5
|
|
TOD14RL0.TOD14RL0_4 4
|
|
TOD14RL0.TOD14RL0_3 3
|
|
TOD14RL0.TOD14RL0_2 2
|
|
TOD14RL0.TOD14RL0_1 1
|
|
TOD14RL0.TOD14RL0_0 0
|
|
TOD15CT 0x00800BB8 TOD1_5 Counter
|
|
TOD15CT.TOD15CT_15 15
|
|
TOD15CT.TOD15CT_14 14
|
|
TOD15CT.TOD15CT_13 13
|
|
TOD15CT.TOD15CT_12 12
|
|
TOD15CT.TOD15CT_11 11
|
|
TOD15CT.TOD15CT_10 10
|
|
TOD15CT.TOD15CT_9 9
|
|
TOD15CT.TOD15CT_8 8
|
|
TOD15CT.TOD15CT_7 7
|
|
TOD15CT.TOD15CT_6 6
|
|
TOD15CT.TOD15CT_5 5
|
|
TOD15CT.TOD15CT_4 4
|
|
TOD15CT.TOD15CT_3 3
|
|
TOD15CT.TOD15CT_2 2
|
|
TOD15CT.TOD15CT_1 1
|
|
TOD15CT.TOD15CT_0 0
|
|
RESERVED00800B9A 0x00800BBA RESERVED
|
|
RESERVED00800B9B 0x00800BBB RESERVED
|
|
TOD15RL1 0x00800BBC TOD1_5 Reload 1 Register
|
|
TOD15RL1.TOD15RL1_15 15
|
|
TOD15RL1.TOD15RL1_14 14
|
|
TOD15RL1.TOD15RL1_13 13
|
|
TOD15RL1.TOD15RL1_12 12
|
|
TOD15RL1.TOD15RL1_11 11
|
|
TOD15RL1.TOD15RL1_10 10
|
|
TOD15RL1.TOD15RL1_9 9
|
|
TOD15RL1.TOD15RL1_8 8
|
|
TOD15RL1.TOD15RL1_7 7
|
|
TOD15RL1.TOD15RL1_6 6
|
|
TOD15RL1.TOD15RL1_5 5
|
|
TOD15RL1.TOD15RL1_4 4
|
|
TOD15RL1.TOD15RL1_3 3
|
|
TOD15RL1.TOD15RL1_2 2
|
|
TOD15RL1.TOD15RL1_1 1
|
|
TOD15RL1.TOD15RL1_0 0
|
|
TOD15RL0 0x00800BBE TOD1_5 Reload 0 Register
|
|
TOD15RL0.TOD15RL0_15 15
|
|
TOD15RL0.TOD15RL0_14 14
|
|
TOD15RL0.TOD15RL0_13 13
|
|
TOD15RL0.TOD15RL0_12 12
|
|
TOD15RL0.TOD15RL0_11 11
|
|
TOD15RL0.TOD15RL0_10 10
|
|
TOD15RL0.TOD15RL0_9 9
|
|
TOD15RL0.TOD15RL0_8 8
|
|
TOD15RL0.TOD15RL0_7 7
|
|
TOD15RL0.TOD15RL0_6 6
|
|
TOD15RL0.TOD15RL0_5 5
|
|
TOD15RL0.TOD15RL0_4 4
|
|
TOD15RL0.TOD15RL0_3 3
|
|
TOD15RL0.TOD15RL0_2 2
|
|
TOD15RL0.TOD15RL0_1 1
|
|
TOD15RL0.TOD15RL0_0 0
|
|
TOD16CT 0x00800BC0 TOD1_6 Counter
|
|
TOD16CT.TOD16CT_15 15
|
|
TOD16CT.TOD16CT_14 14
|
|
TOD16CT.TOD16CT_13 13
|
|
TOD16CT.TOD16CT_12 12
|
|
TOD16CT.TOD16CT_11 11
|
|
TOD16CT.TOD16CT_10 10
|
|
TOD16CT.TOD16CT_9 9
|
|
TOD16CT.TOD16CT_8 8
|
|
TOD16CT.TOD16CT_7 7
|
|
TOD16CT.TOD16CT_6 6
|
|
TOD16CT.TOD16CT_5 5
|
|
TOD16CT.TOD16CT_4 4
|
|
TOD16CT.TOD16CT_3 3
|
|
TOD16CT.TOD16CT_2 2
|
|
TOD16CT.TOD16CT_1 1
|
|
TOD16CT.TOD16CT_0 0
|
|
RESERVED00800B9A 0x00800BC2 RESERVED
|
|
RESERVED00800B9B 0x00800BC3 RESERVED
|
|
TOD16RL1 0x00800BC4 TOD1_6 Reload 1 Register
|
|
TOD16RL1.TOD16RL1_15 15
|
|
TOD16RL1.TOD16RL1_14 14
|
|
TOD16RL1.TOD16RL1_13 13
|
|
TOD16RL1.TOD16RL1_12 12
|
|
TOD16RL1.TOD16RL1_11 11
|
|
TOD16RL1.TOD16RL1_10 10
|
|
TOD16RL1.TOD16RL1_9 9
|
|
TOD16RL1.TOD16RL1_8 8
|
|
TOD16RL1.TOD16RL1_7 7
|
|
TOD16RL1.TOD16RL1_6 6
|
|
TOD16RL1.TOD16RL1_5 5
|
|
TOD16RL1.TOD16RL1_4 4
|
|
TOD16RL1.TOD16RL1_3 3
|
|
TOD16RL1.TOD16RL1_2 2
|
|
TOD16RL1.TOD16RL1_1 1
|
|
TOD16RL1.TOD16RL1_0 0
|
|
TOD16RL0 0x00800BC6 TOD1_6 Reload 0 Register
|
|
TOD16RL0.TOD16RL0_15 15
|
|
TOD16RL0.TOD16RL0_14 14
|
|
TOD16RL0.TOD16RL0_13 13
|
|
TOD16RL0.TOD16RL0_12 12
|
|
TOD16RL0.TOD16RL0_11 11
|
|
TOD16RL0.TOD16RL0_10 10
|
|
TOD16RL0.TOD16RL0_9 9
|
|
TOD16RL0.TOD16RL0_8 8
|
|
TOD16RL0.TOD16RL0_7 7
|
|
TOD16RL0.TOD16RL0_6 6
|
|
TOD16RL0.TOD16RL0_5 5
|
|
TOD16RL0.TOD16RL0_4 4
|
|
TOD16RL0.TOD16RL0_3 3
|
|
TOD16RL0.TOD16RL0_2 2
|
|
TOD16RL0.TOD16RL0_1 1
|
|
TOD16RL0.TOD16RL0_0 0
|
|
TOD17CT 0x00800BC8 TOD1_7 Counter
|
|
TOD17CT.TOD17CT_15 15
|
|
TOD17CT.TOD17CT_14 14
|
|
TOD17CT.TOD17CT_13 13
|
|
TOD17CT.TOD17CT_12 12
|
|
TOD17CT.TOD17CT_11 11
|
|
TOD17CT.TOD17CT_10 10
|
|
TOD17CT.TOD17CT_9 9
|
|
TOD17CT.TOD17CT_8 8
|
|
TOD17CT.TOD17CT_7 7
|
|
TOD17CT.TOD17CT_6 6
|
|
TOD17CT.TOD17CT_5 5
|
|
TOD17CT.TOD17CT_4 4
|
|
TOD17CT.TOD17CT_3 3
|
|
TOD17CT.TOD17CT_2 2
|
|
TOD17CT.TOD17CT_1 1
|
|
TOD17CT.TOD17CT_0 0
|
|
RESERVED00800B9A 0x00800BCA RESERVED
|
|
RESERVED00800B9B 0x00800BCB RESERVED
|
|
TOD17RL1 0x00800BCC TOD1_7 Reload 1 Register
|
|
TOD17RL1.TOD17RL1_15 15
|
|
TOD17RL1.TOD17RL1_14 14
|
|
TOD17RL1.TOD17RL1_13 13
|
|
TOD17RL1.TOD17RL1_12 12
|
|
TOD17RL1.TOD17RL1_11 11
|
|
TOD17RL1.TOD17RL1_10 10
|
|
TOD17RL1.TOD17RL1_9 9
|
|
TOD17RL1.TOD17RL1_8 8
|
|
TOD17RL1.TOD17RL1_7 7
|
|
TOD17RL1.TOD17RL1_6 6
|
|
TOD17RL1.TOD17RL1_5 5
|
|
TOD17RL1.TOD17RL1_4 4
|
|
TOD17RL1.TOD17RL1_3 3
|
|
TOD17RL1.TOD17RL1_2 2
|
|
TOD17RL1.TOD17RL1_1 1
|
|
TOD17RL1.TOD17RL1_0 0
|
|
TOD17RL0 0x00800BCE TOD1_7 Reload 0 Register
|
|
TOD17RL0.TOD17RL0_15 15
|
|
TOD17RL0.TOD17RL0_14 14
|
|
TOD17RL0.TOD17RL0_13 13
|
|
TOD17RL0.TOD17RL0_12 12
|
|
TOD17RL0.TOD17RL0_11 11
|
|
TOD17RL0.TOD17RL0_10 10
|
|
TOD17RL0.TOD17RL0_9 9
|
|
TOD17RL0.TOD17RL0_8 8
|
|
TOD17RL0.TOD17RL0_7 7
|
|
TOD17RL0.TOD17RL0_6 6
|
|
TOD17RL0.TOD17RL0_5 5
|
|
TOD17RL0.TOD17RL0_4 4
|
|
TOD17RL0.TOD17RL0_3 3
|
|
TOD17RL0.TOD17RL0_2 2
|
|
TOD17RL0.TOD17RL0_1 1
|
|
TOD17RL0.TOD17RL0_0 0
|
|
PRS4 0x00800BD0 Prescaler Register 4
|
|
PRS4.PRS4_7 7
|
|
PRS4.PRS4_6 6
|
|
PRS4.PRS4_5 5
|
|
PRS4.PRS4_4 4
|
|
PRS4.PRS4_3 3
|
|
PRS4.PRS4_2 2
|
|
PRS4.PRS4_1 1
|
|
PRS4.PRS4_0 0
|
|
TID1PRS4EN 0x00800BD1 TID1 Control & Prescaler 4 Enable Register
|
|
TID1PRS4EN.PRS4EN 15 Prescaler 4 enable
|
|
TID1PRS4EN.TID1ENO 13 TID1 enable output enable
|
|
TID1PRS4EN.TID1CEN 11 TID1 count enable
|
|
TID1PRS4EN.TID1M_10 10 TID1 operation mode selection
|
|
TID1PRS4EN.TID1M_9 9 TID1 operation mode selection
|
|
TOD1IMA 0x00800BD2 TOD1 Interrupt Mask Register
|
|
TOD1IMA.TOD10IMA 7 TOD1_0 interrupt mask
|
|
TOD1IMA.TOD11IMA 6 TOD1_1 interrupt mask
|
|
TOD1IMA.TOD12IMA 5 TOD1_2 interrupt mask
|
|
TOD1IMA.TOD13IMA 4 TOD1_3 interrupt mask
|
|
TOD1IMA.TOD14IMA 3 TOD1_4 interrupt mask
|
|
TOD1IMA.TOD15IMA 2 TOD1_5 interrupt mask
|
|
TOD1IMA.TOD16IMA 1 TOD1_6 interrupt mask
|
|
TOD1IMA.TOD17IMA 0 TOD1_7 interrupt mask
|
|
TOD1IST 0x00800BD3 TOD1 Interrupt Status Register
|
|
TOD1IST.TOD10IST 15 TOD1_0 interrupt status
|
|
TOD1IST.TOD11IST 14 TOD1_1 interrupt status
|
|
TOD1IST.TOD12IST 13 TOD1_2 interrupt status
|
|
TOD1IST.TOD13IST 12 TOD1_3 interrupt status
|
|
TOD1IST.TOD14IST 11 TOD1_4 interrupt status
|
|
TOD1IST.TOD15IST 10 TOD1_5 interrupt status
|
|
TOD1IST.TOD16IST 9 TOD1_6 interrupt status
|
|
TOD1IST.TOD17IST 8 TOD1_7 interrupt status
|
|
RESERVED00800BD4 0x00800BD4 RESERVED
|
|
FFP3 0x00800BD5 F/F Protect Register 3
|
|
FFP3.FP36 15 F/F36 protect
|
|
FFP3.FP35 14 F/F35 protect
|
|
FFP3.FP34 13 F/F34 protect
|
|
FFP3.FP33 12 F/F33 protect
|
|
FFP3.FP32 11 F/F32 protect
|
|
FFP3.FP31 10 F/F31 protect
|
|
FFP3.FP30 9 F/F30 protect
|
|
FFP3.FP20 8 F/F20 protect
|
|
RESERVED00800BD6 0x00800BD6 RESERVED
|
|
FFD3 0x00800BD7 F/F Data Register 3
|
|
FFD3.FD36 15 F/F36 output data
|
|
FFD3.FD35 14 F/F35 output data
|
|
FFD3.FD34 13 F/F34 output data
|
|
FFD3.FD33 12 F/F33 output data
|
|
FFD3.FD32 11 F/F32 output data
|
|
FFD3.FD31 10 F/F31 output data
|
|
FFD3.FD30 9 F/F30 output data
|
|
FFD3.FD29 8 F/F29 output data
|
|
RESERVED00800BD8 0x00800BD8 RESERVED
|
|
RESERVED00800BD9 0x00800BD9 RESERVED
|
|
TOD1CR 0x00800BDA TOD1 Control Register
|
|
TOD1CR.TOD17M_15 15 TOD1_7 operation mode selection
|
|
TOD1CR.TOD17M_14 14 TOD1_7 operation mode selection
|
|
TOD1CR.TOD16M_13 13 TOD1_6 operation mode selection
|
|
TOD1CR.TOD16M_12 12 TOD1_6 operation mode selection
|
|
TOD1CR.TOD15M_11 11 TOD1_5 operation mode selection
|
|
TOD1CR.TOD15M_10 10 TOD1_5 operation mode selection
|
|
TOD1CR.TOD14M_9 9 TOD1_4 operation mode selection
|
|
TOD1CR.TOD14M_8 8 TOD1_4 operation mode selection
|
|
TOD1CR.TOD13M_7 7 TOD1_3 operation mode selection
|
|
TOD1CR.TOD13M_6 6 TOD1_3 operation mode selection
|
|
TOD1CR.TOD12M_5 5 TOD1_2 operation mode selection
|
|
TOD1CR.TOD12M_4 4 TOD1_2 operation mode selection
|
|
TOD1CR.TOD11M_3 3 TOD1_1 operation mode selection
|
|
TOD1CR.TOD11M_2 2 TOD1_1 operation mode selection
|
|
TOD1CR.TOD10M_1 1 TOD1_0 operation mode selection
|
|
TOD1CR.TOD10M_0 0 TOD1_0 operation mode selection
|
|
RESERVED00800BDC 0x00800BDC RESERVED
|
|
TOD1PRO 0x00800BDD TOD1 Enable Protect Register
|
|
TOD1PRO.TOD17PRO 15 TOD1_7 enable protect
|
|
TOD1PRO.TOD16PRO 14 TOD1_6 enable protect
|
|
TOD1PRO.TOD15PRO 13 TOD1_5 enable protect
|
|
TOD1PRO.TOD14PRO 12 TOD1_4 enable protect
|
|
TOD1PRO.TOD13PRO 11 TOD1_3 enable protect
|
|
TOD1PRO.TOD12PRO 10 TOD1_2 enable protect
|
|
TOD1PRO.TOD11PRO 9 TOD1_1 enable protect
|
|
TOD1PRO.TOD10PRO 8 TOD1_0 enable protect
|
|
RESERVED00800BDE 0x00800BDE RESERVED
|
|
TOD1CEN 0x00800BDF TOD1 Count Enable Register
|
|
TOD1CEN.TOD17CEN 15 TOD1_7 count enable
|
|
TOD1CEN.TOD16CEN 14 TOD1_6 count enable
|
|
TOD1CEN.TOD15CEN 13 TOD1_5 count enable
|
|
TOD1CEN.TOD14CEN 12 TOD1_4 count enable
|
|
TOD1CEN.TOD13CEN 11 TOD1_3 count enable
|
|
TOD1CEN.TOD12CEN 10 TOD1_2 count enable
|
|
TOD1CEN.TOD11CEN 9 TOD1_1 count enable
|
|
TOD1CEN.TOD10CEN 8 TOD1_0 count enable
|
|
TID2CT 0x00800C8C TID2 Counter
|
|
TID2CT.TID2CT_15 15
|
|
TID2CT.TID2CT_14 14
|
|
TID2CT.TID2CT_13 13
|
|
TID2CT.TID2CT_12 12
|
|
TID2CT.TID2CT_11 11
|
|
TID2CT.TID2CT_10 10
|
|
TID2CT.TID2CT_9 9
|
|
TID2CT.TID2CT_8 8
|
|
TID2CT.TID2CT_7 7
|
|
TID2CT.TID2CT_6 6
|
|
TID2CT.TID2CT_5 5
|
|
TID2CT.TID2CT_4 4
|
|
TID2CT.TID2CT_3 3
|
|
TID2CT.TID2CT_2 2
|
|
TID2CT.TID2CT_1 1
|
|
TID2CT.TID2CT_0 0
|
|
TID2RL 0x00800C8E TID2 Reload Register
|
|
TID2RL.TID2RL_15 15
|
|
TID2RL.TID2RL_14 14
|
|
TID2RL.TID2RL_13 13
|
|
TID2RL.TID2RL_12 12
|
|
TID2RL.TID2RL_11 11
|
|
TID2RL.TID2RL_10 10
|
|
TID2RL.TID2RL_9 9
|
|
TID2RL.TID2RL_8 8
|
|
TID2RL.TID2RL_7 7
|
|
TID2RL.TID2RL_6 6
|
|
TID2RL.TID2RL_5 5
|
|
TID2RL.TID2RL_4 4
|
|
TID2RL.TID2RL_3 3
|
|
TID2RL.TID2RL_2 2
|
|
TID2RL.TID2RL_1 1
|
|
TID2RL.TID2RL_0 0
|
|
TOM00CT 0x00800C90 TOM0_0 Counter
|
|
TOM00CT.TOM00CT_15 15
|
|
TOM00CT.TOM00CT_14 14
|
|
TOM00CT.TOM00CT_13 13
|
|
TOM00CT.TOM00CT_12 12
|
|
TOM00CT.TOM00CT_11 11
|
|
TOM00CT.TOM00CT_10 10
|
|
TOM00CT.TOM00CT_9 9
|
|
TOM00CT.TOM00CT_8 8
|
|
TOM00CT.TOM00CT_7 7
|
|
TOM00CT.TOM00CT_6 6
|
|
TOM00CT.TOM00CT_5 5
|
|
TOM00CT.TOM00CT_4 4
|
|
TOM00CT.TOM00CT_3 3
|
|
TOM00CT.TOM00CT_2 2
|
|
TOM00CT.TOM00CT_1 1
|
|
TOM00CT.TOM00CT_0 0
|
|
RESERVED00800C92 0x00800C92 RESERVED
|
|
RESERVED00800C93 0x00800C93 RESERVED
|
|
TOM00RL1 0x00800C94 TOM0_0 Reload 1 Register
|
|
TOM00RL1.TOM00RL1_15 15
|
|
TOM00RL1.TOM00RL1_14 14
|
|
TOM00RL1.TOM00RL1_13 13
|
|
TOM00RL1.TOM00RL1_12 12
|
|
TOM00RL1.TOM00RL1_11 11
|
|
TOM00RL1.TOM00RL1_10 10
|
|
TOM00RL1.TOM00RL1_9 9
|
|
TOM00RL1.TOM00RL1_8 8
|
|
TOM00RL1.TOM00RL1_7 7
|
|
TOM00RL1.TOM00RL1_6 6
|
|
TOM00RL1.TOM00RL1_5 5
|
|
TOM00RL1.TOM00RL1_4 4
|
|
TOM00RL1.TOM00RL1_3 3
|
|
TOM00RL1.TOM00RL1_2 2
|
|
TOM00RL1.TOM00RL1_1 1
|
|
TOM00RL1.TOM00RL1_0 0
|
|
TOM00RL0 0x00800C96 TOM0_0 Reload 0 Register
|
|
TOM00RL0.TOM00RL0_15 15
|
|
TOM00RL0.TOM00RL0_14 14
|
|
TOM00RL0.TOM00RL0_13 13
|
|
TOM00RL0.TOM00RL0_12 12
|
|
TOM00RL0.TOM00RL0_11 11
|
|
TOM00RL0.TOM00RL0_10 10
|
|
TOM00RL0.TOM00RL0_9 9
|
|
TOM00RL0.TOM00RL0_8 8
|
|
TOM00RL0.TOM00RL0_7 7
|
|
TOM00RL0.TOM00RL0_6 6
|
|
TOM00RL0.TOM00RL0_5 5
|
|
TOM00RL0.TOM00RL0_4 4
|
|
TOM00RL0.TOM00RL0_3 3
|
|
TOM00RL0.TOM00RL0_2 2
|
|
TOM00RL0.TOM00RL0_1 1
|
|
TOM00RL0.TOM00RL0_0 0
|
|
TOM01CT 0x00800C98 TOM0_1 Counter
|
|
TOM01CT.TOM01CT_15 15
|
|
TOM01CT.TOM01CT_14 14
|
|
TOM01CT.TOM01CT_13 13
|
|
TOM01CT.TOM01CT_12 12
|
|
TOM01CT.TOM01CT_11 11
|
|
TOM01CT.TOM01CT_10 10
|
|
TOM01CT.TOM01CT_9 9
|
|
TOM01CT.TOM01CT_8 8
|
|
TOM01CT.TOM01CT_7 7
|
|
TOM01CT.TOM01CT_6 6
|
|
TOM01CT.TOM01CT_5 5
|
|
TOM01CT.TOM01CT_4 4
|
|
TOM01CT.TOM01CT_3 3
|
|
TOM01CT.TOM01CT_2 2
|
|
TOM01CT.TOM01CT_1 1
|
|
TOM01CT.TOM01CT_0 0
|
|
RESERVED00800C9A 0x00800C9A RESERVED
|
|
RESERVED00800C9B 0x00800C9B RESERVED
|
|
TOM01RL1 0x00800C9C TOM0_1 Reload 1 Register
|
|
TOM01RL1.TOM01RL1_15 15
|
|
TOM01RL1.TOM01RL1_14 14
|
|
TOM01RL1.TOM01RL1_13 13
|
|
TOM01RL1.TOM01RL1_12 12
|
|
TOM01RL1.TOM01RL1_11 11
|
|
TOM01RL1.TOM01RL1_10 10
|
|
TOM01RL1.TOM01RL1_9 9
|
|
TOM01RL1.TOM01RL1_8 8
|
|
TOM01RL1.TOM01RL1_7 7
|
|
TOM01RL1.TOM01RL1_6 6
|
|
TOM01RL1.TOM01RL1_5 5
|
|
TOM01RL1.TOM01RL1_4 4
|
|
TOM01RL1.TOM01RL1_3 3
|
|
TOM01RL1.TOM01RL1_2 2
|
|
TOM01RL1.TOM01RL1_1 1
|
|
TOM01RL1.TOM01RL1_0 0
|
|
TOM01RL0 0x00800C9E TOM0_1 Reload 0 Register
|
|
TOM01RL0.TOM01RL0_15 15
|
|
TOM01RL0.TOM01RL0_14 14
|
|
TOM01RL0.TOM01RL0_13 13
|
|
TOM01RL0.TOM01RL0_12 12
|
|
TOM01RL0.TOM01RL0_11 11
|
|
TOM01RL0.TOM01RL0_10 10
|
|
TOM01RL0.TOM01RL0_9 9
|
|
TOM01RL0.TOM01RL0_8 8
|
|
TOM01RL0.TOM01RL0_7 7
|
|
TOM01RL0.TOM01RL0_6 6
|
|
TOM01RL0.TOM01RL0_5 5
|
|
TOM01RL0.TOM01RL0_4 4
|
|
TOM01RL0.TOM01RL0_3 3
|
|
TOM01RL0.TOM01RL0_2 2
|
|
TOM01RL0.TOM01RL0_1 1
|
|
TOM01RL0.TOM01RL0_0 0
|
|
TOM02CT 0x00800CA0 TOM0_2 Counter
|
|
TOM02CT.TOM02CT_15 15
|
|
TOM02CT.TOM02CT_14 14
|
|
TOM02CT.TOM02CT_13 13
|
|
TOM02CT.TOM02CT_12 12
|
|
TOM02CT.TOM02CT_11 11
|
|
TOM02CT.TOM02CT_10 10
|
|
TOM02CT.TOM02CT_9 9
|
|
TOM02CT.TOM02CT_8 8
|
|
TOM02CT.TOM02CT_7 7
|
|
TOM02CT.TOM02CT_6 6
|
|
TOM02CT.TOM02CT_5 5
|
|
TOM02CT.TOM02CT_4 4
|
|
TOM02CT.TOM02CT_3 3
|
|
TOM02CT.TOM02CT_2 2
|
|
TOM02CT.TOM02CT_1 1
|
|
TOM02CT.TOM02CT_0 0
|
|
RESERVED00800CA2 0x00800CA2 RESERVED
|
|
RESERVED00800CA3 0x00800CA3 RESERVED
|
|
TOM02RL1 0x00800CA4 TOM0_2 Reload 1 Register
|
|
TOM02RL1.TOM02RL1_15 15
|
|
TOM02RL1.TOM02RL1_14 14
|
|
TOM02RL1.TOM02RL1_13 13
|
|
TOM02RL1.TOM02RL1_12 12
|
|
TOM02RL1.TOM02RL1_11 11
|
|
TOM02RL1.TOM02RL1_10 10
|
|
TOM02RL1.TOM02RL1_9 9
|
|
TOM02RL1.TOM02RL1_8 8
|
|
TOM02RL1.TOM02RL1_7 7
|
|
TOM02RL1.TOM02RL1_6 6
|
|
TOM02RL1.TOM02RL1_5 5
|
|
TOM02RL1.TOM02RL1_4 4
|
|
TOM02RL1.TOM02RL1_3 3
|
|
TOM02RL1.TOM02RL1_2 2
|
|
TOM02RL1.TOM02RL1_1 1
|
|
TOM02RL1.TOM02RL1_0 0
|
|
TOM02RL0 0x00800CA6 TOM0_2 Reload 0 Register
|
|
TOM02RL0.TOM02RL0_15 15
|
|
TOM02RL0.TOM02RL0_14 14
|
|
TOM02RL0.TOM02RL0_13 13
|
|
TOM02RL0.TOM02RL0_12 12
|
|
TOM02RL0.TOM02RL0_11 11
|
|
TOM02RL0.TOM02RL0_10 10
|
|
TOM02RL0.TOM02RL0_9 9
|
|
TOM02RL0.TOM02RL0_8 8
|
|
TOM02RL0.TOM02RL0_7 7
|
|
TOM02RL0.TOM02RL0_6 6
|
|
TOM02RL0.TOM02RL0_5 5
|
|
TOM02RL0.TOM02RL0_4 4
|
|
TOM02RL0.TOM02RL0_3 3
|
|
TOM02RL0.TOM02RL0_2 2
|
|
TOM02RL0.TOM02RL0_1 1
|
|
TOM02RL0.TOM02RL0_0 0
|
|
TOM03CT 0x00800CA8 TOM0_3 Counter
|
|
TOM03CT.TOM03CT_15 15
|
|
TOM03CT.TOM03CT_14 14
|
|
TOM03CT.TOM03CT_13 13
|
|
TOM03CT.TOM03CT_12 12
|
|
TOM03CT.TOM03CT_11 11
|
|
TOM03CT.TOM03CT_10 10
|
|
TOM03CT.TOM03CT_9 9
|
|
TOM03CT.TOM03CT_8 8
|
|
TOM03CT.TOM03CT_7 7
|
|
TOM03CT.TOM03CT_6 6
|
|
TOM03CT.TOM03CT_5 5
|
|
TOM03CT.TOM03CT_4 4
|
|
TOM03CT.TOM03CT_3 3
|
|
TOM03CT.TOM03CT_2 2
|
|
TOM03CT.TOM03CT_1 1
|
|
TOM03CT.TOM03CT_0 0
|
|
RESERVED00800CAA 0x00800CAA RESERVED
|
|
RESERVED00800CAB 0x00800CAB RESERVED
|
|
TOM03RL1 0x00800CAC TOM0_3 Reload 1 Register
|
|
TOM03RL1.TOM03RL1_15 15
|
|
TOM03RL1.TOM03RL1_14 14
|
|
TOM03RL1.TOM03RL1_13 13
|
|
TOM03RL1.TOM03RL1_12 12
|
|
TOM03RL1.TOM03RL1_11 11
|
|
TOM03RL1.TOM03RL1_10 10
|
|
TOM03RL1.TOM03RL1_9 9
|
|
TOM03RL1.TOM03RL1_8 8
|
|
TOM03RL1.TOM03RL1_7 7
|
|
TOM03RL1.TOM03RL1_6 6
|
|
TOM03RL1.TOM03RL1_5 5
|
|
TOM03RL1.TOM03RL1_4 4
|
|
TOM03RL1.TOM03RL1_3 3
|
|
TOM03RL1.TOM03RL1_2 2
|
|
TOM03RL1.TOM03RL1_1 1
|
|
TOM03RL1.TOM03RL1_0 0
|
|
TOM03RL0 0x00800CAE TOM0_3 Reload 0 Register
|
|
TOM03RL0.TOM03RL0_15 15
|
|
TOM03RL0.TOM03RL0_14 14
|
|
TOM03RL0.TOM03RL0_13 13
|
|
TOM03RL0.TOM03RL0_12 12
|
|
TOM03RL0.TOM03RL0_11 11
|
|
TOM03RL0.TOM03RL0_10 10
|
|
TOM03RL0.TOM03RL0_9 9
|
|
TOM03RL0.TOM03RL0_8 8
|
|
TOM03RL0.TOM03RL0_7 7
|
|
TOM03RL0.TOM03RL0_6 6
|
|
TOM03RL0.TOM03RL0_5 5
|
|
TOM03RL0.TOM03RL0_4 4
|
|
TOM03RL0.TOM03RL0_3 3
|
|
TOM03RL0.TOM03RL0_2 2
|
|
TOM03RL0.TOM03RL0_1 1
|
|
TOM03RL0.TOM03RL0_0 0
|
|
TOM04CT 0x00800CB0 TOM0_4 Counter
|
|
TOM04CT.TOM04CT_15 15
|
|
TOM04CT.TOM04CT_14 14
|
|
TOM04CT.TOM04CT_13 13
|
|
TOM04CT.TOM04CT_12 12
|
|
TOM04CT.TOM04CT_11 11
|
|
TOM04CT.TOM04CT_10 10
|
|
TOM04CT.TOM04CT_9 9
|
|
TOM04CT.TOM04CT_8 8
|
|
TOM04CT.TOM04CT_7 7
|
|
TOM04CT.TOM04CT_6 6
|
|
TOM04CT.TOM04CT_5 5
|
|
TOM04CT.TOM04CT_4 4
|
|
TOM04CT.TOM04CT_3 3
|
|
TOM04CT.TOM04CT_2 2
|
|
TOM04CT.TOM04CT_1 1
|
|
TOM04CT.TOM04CT_0 0
|
|
RESERVED00800CB2 0x00800CB2 RESERVED
|
|
RESERVED00800CB3 0x00800CB3 RESERVED
|
|
TOM04RL1 0x00800CB4 TOM0_4 Reload 1 Register
|
|
TOM04RL1.TOM04RL1_15 15
|
|
TOM04RL1.TOM04RL1_14 14
|
|
TOM04RL1.TOM04RL1_13 13
|
|
TOM04RL1.TOM04RL1_12 12
|
|
TOM04RL1.TOM04RL1_11 11
|
|
TOM04RL1.TOM04RL1_10 10
|
|
TOM04RL1.TOM04RL1_9 9
|
|
TOM04RL1.TOM04RL1_8 8
|
|
TOM04RL1.TOM04RL1_7 7
|
|
TOM04RL1.TOM04RL1_6 6
|
|
TOM04RL1.TOM04RL1_5 5
|
|
TOM04RL1.TOM04RL1_4 4
|
|
TOM04RL1.TOM04RL1_3 3
|
|
TOM04RL1.TOM04RL1_2 2
|
|
TOM04RL1.TOM04RL1_1 1
|
|
TOM04RL1.TOM04RL1_0 0
|
|
TOM04RL0 0x00800CB6 TOM0_4 Reload 0 Register
|
|
TOM04RL0.TOM04RL0_15 15
|
|
TOM04RL0.TOM04RL0_14 14
|
|
TOM04RL0.TOM04RL0_13 13
|
|
TOM04RL0.TOM04RL0_12 12
|
|
TOM04RL0.TOM04RL0_11 11
|
|
TOM04RL0.TOM04RL0_10 10
|
|
TOM04RL0.TOM04RL0_9 9
|
|
TOM04RL0.TOM04RL0_8 8
|
|
TOM04RL0.TOM04RL0_7 7
|
|
TOM04RL0.TOM04RL0_6 6
|
|
TOM04RL0.TOM04RL0_5 5
|
|
TOM04RL0.TOM04RL0_4 4
|
|
TOM04RL0.TOM04RL0_3 3
|
|
TOM04RL0.TOM04RL0_2 2
|
|
TOM04RL0.TOM04RL0_1 1
|
|
TOM04RL0.TOM04RL0_0 0
|
|
TOM05CT 0x00800CB8 TOM0_5 Counter
|
|
TOM05CT.TOM05CT_15 15
|
|
TOM05CT.TOM05CT_14 14
|
|
TOM05CT.TOM05CT_13 13
|
|
TOM05CT.TOM05CT_12 12
|
|
TOM05CT.TOM05CT_11 11
|
|
TOM05CT.TOM05CT_10 10
|
|
TOM05CT.TOM05CT_9 9
|
|
TOM05CT.TOM05CT_8 8
|
|
TOM05CT.TOM05CT_7 7
|
|
TOM05CT.TOM05CT_6 6
|
|
TOM05CT.TOM05CT_5 5
|
|
TOM05CT.TOM05CT_4 4
|
|
TOM05CT.TOM05CT_3 3
|
|
TOM05CT.TOM05CT_2 2
|
|
TOM05CT.TOM05CT_1 1
|
|
TOM05CT.TOM05CT_0 0
|
|
RESERVED00800CBA 0x00800CBA RESERVED
|
|
RESERVED00800CBB 0x00800CBB RESERVED
|
|
TOM05RL1 0x00800CBC TOM0_5 Reload 1 Register
|
|
TOM05RL1.TOM05RL1_15 15
|
|
TOM05RL1.TOM05RL1_14 14
|
|
TOM05RL1.TOM05RL1_13 13
|
|
TOM05RL1.TOM05RL1_12 12
|
|
TOM05RL1.TOM05RL1_11 11
|
|
TOM05RL1.TOM05RL1_10 10
|
|
TOM05RL1.TOM05RL1_9 9
|
|
TOM05RL1.TOM05RL1_8 8
|
|
TOM05RL1.TOM05RL1_7 7
|
|
TOM05RL1.TOM05RL1_6 6
|
|
TOM05RL1.TOM05RL1_5 5
|
|
TOM05RL1.TOM05RL1_4 4
|
|
TOM05RL1.TOM05RL1_3 3
|
|
TOM05RL1.TOM05RL1_2 2
|
|
TOM05RL1.TOM05RL1_1 1
|
|
TOM05RL1.TOM05RL1_0 0
|
|
TOM05RL0 0x00800CBE TOM0_5 Reload 0 Register
|
|
TOM05RL0.TOM05RL0_15 15
|
|
TOM05RL0.TOM05RL0_14 14
|
|
TOM05RL0.TOM05RL0_13 13
|
|
TOM05RL0.TOM05RL0_12 12
|
|
TOM05RL0.TOM05RL0_11 11
|
|
TOM05RL0.TOM05RL0_10 10
|
|
TOM05RL0.TOM05RL0_9 9
|
|
TOM05RL0.TOM05RL0_8 8
|
|
TOM05RL0.TOM05RL0_7 7
|
|
TOM05RL0.TOM05RL0_6 6
|
|
TOM05RL0.TOM05RL0_5 5
|
|
TOM05RL0.TOM05RL0_4 4
|
|
TOM05RL0.TOM05RL0_3 3
|
|
TOM05RL0.TOM05RL0_2 2
|
|
TOM05RL0.TOM05RL0_1 1
|
|
TOM05RL0.TOM05RL0_0 0
|
|
TOM06CT 0x00800CC0 TOM0_6 Counter
|
|
TOM06CT.TOM06CT_15 15
|
|
TOM06CT.TOM06CT_14 14
|
|
TOM06CT.TOM06CT_13 13
|
|
TOM06CT.TOM06CT_12 12
|
|
TOM06CT.TOM06CT_11 11
|
|
TOM06CT.TOM06CT_10 10
|
|
TOM06CT.TOM06CT_9 9
|
|
TOM06CT.TOM06CT_8 8
|
|
TOM06CT.TOM06CT_7 7
|
|
TOM06CT.TOM06CT_6 6
|
|
TOM06CT.TOM06CT_5 5
|
|
TOM06CT.TOM06CT_4 4
|
|
TOM06CT.TOM06CT_3 3
|
|
TOM06CT.TOM06CT_2 2
|
|
TOM06CT.TOM06CT_1 1
|
|
TOM06CT.TOM06CT_0 0
|
|
RESERVED00800CC2 0x00800CC2 RESERVED
|
|
RESERVED00800CC3 0x00800CC3 RESERVED
|
|
TOM06RL1 0x00800CC4 TOM0_6 Reload 1 Register
|
|
TOM06RL1.TOM06RL1_15 15
|
|
TOM06RL1.TOM06RL1_14 14
|
|
TOM06RL1.TOM06RL1_13 13
|
|
TOM06RL1.TOM06RL1_12 12
|
|
TOM06RL1.TOM06RL1_11 11
|
|
TOM06RL1.TOM06RL1_10 10
|
|
TOM06RL1.TOM06RL1_9 9
|
|
TOM06RL1.TOM06RL1_8 8
|
|
TOM06RL1.TOM06RL1_7 7
|
|
TOM06RL1.TOM06RL1_6 6
|
|
TOM06RL1.TOM06RL1_5 5
|
|
TOM06RL1.TOM06RL1_4 4
|
|
TOM06RL1.TOM06RL1_3 3
|
|
TOM06RL1.TOM06RL1_2 2
|
|
TOM06RL1.TOM06RL1_1 1
|
|
TOM06RL1.TOM06RL1_0 0
|
|
TOM06RL0 0x00800CC6 TOM0_6 Reload 0 Register
|
|
TOM06RL0.TOM06RL0_15 15
|
|
TOM06RL0.TOM06RL0_14 14
|
|
TOM06RL0.TOM06RL0_13 13
|
|
TOM06RL0.TOM06RL0_12 12
|
|
TOM06RL0.TOM06RL0_11 11
|
|
TOM06RL0.TOM06RL0_10 10
|
|
TOM06RL0.TOM06RL0_9 9
|
|
TOM06RL0.TOM06RL0_8 8
|
|
TOM06RL0.TOM06RL0_7 7
|
|
TOM06RL0.TOM06RL0_6 6
|
|
TOM06RL0.TOM06RL0_5 5
|
|
TOM06RL0.TOM06RL0_4 4
|
|
TOM06RL0.TOM06RL0_3 3
|
|
TOM06RL0.TOM06RL0_2 2
|
|
TOM06RL0.TOM06RL0_1 1
|
|
TOM06RL0.TOM06RL0_0 0
|
|
TOM07CT 0x00800CC8 TOM0_7 Counter
|
|
TOM07CT.TOM07CT_15 15
|
|
TOM07CT.TOM07CT_14 14
|
|
TOM07CT.TOM07CT_13 13
|
|
TOM07CT.TOM07CT_12 12
|
|
TOM07CT.TOM07CT_11 11
|
|
TOM07CT.TOM07CT_10 10
|
|
TOM07CT.TOM07CT_9 9
|
|
TOM07CT.TOM07CT_8 8
|
|
TOM07CT.TOM07CT_7 7
|
|
TOM07CT.TOM07CT_6 6
|
|
TOM07CT.TOM07CT_5 5
|
|
TOM07CT.TOM07CT_4 4
|
|
TOM07CT.TOM07CT_3 3
|
|
TOM07CT.TOM07CT_2 2
|
|
TOM07CT.TOM07CT_1 1
|
|
TOM07CT.TOM07CT_0 0
|
|
RESERVED00800CCA 0x00800CCA RESERVED
|
|
RESERVED00800CCB 0x00800CCB RESERVED
|
|
TOM07RL1 0x00800CCC TOM0_7 Reload 1 Register
|
|
TOM07RL1.TOM07RL1_15 15
|
|
TOM07RL1.TOM07RL1_14 14
|
|
TOM07RL1.TOM07RL1_13 13
|
|
TOM07RL1.TOM07RL1_12 12
|
|
TOM07RL1.TOM07RL1_11 11
|
|
TOM07RL1.TOM07RL1_10 10
|
|
TOM07RL1.TOM07RL1_9 9
|
|
TOM07RL1.TOM07RL1_8 8
|
|
TOM07RL1.TOM07RL1_7 7
|
|
TOM07RL1.TOM07RL1_6 6
|
|
TOM07RL1.TOM07RL1_5 5
|
|
TOM07RL1.TOM07RL1_4 4
|
|
TOM07RL1.TOM07RL1_3 3
|
|
TOM07RL1.TOM07RL1_2 2
|
|
TOM07RL1.TOM07RL1_1 1
|
|
TOM07RL1.TOM07RL1_0 0
|
|
TOM07RL0 0x00800CCE TOM0_7 Reload 0 Register
|
|
TOM07RL0.TOM07RL0_15 15
|
|
TOM07RL0.TOM07RL0_14 14
|
|
TOM07RL0.TOM07RL0_13 13
|
|
TOM07RL0.TOM07RL0_12 12
|
|
TOM07RL0.TOM07RL0_11 11
|
|
TOM07RL0.TOM07RL0_10 10
|
|
TOM07RL0.TOM07RL0_9 9
|
|
TOM07RL0.TOM07RL0_8 8
|
|
TOM07RL0.TOM07RL0_7 7
|
|
TOM07RL0.TOM07RL0_6 6
|
|
TOM07RL0.TOM07RL0_5 5
|
|
TOM07RL0.TOM07RL0_4 4
|
|
TOM07RL0.TOM07RL0_3 3
|
|
TOM07RL0.TOM07RL0_2 2
|
|
TOM07RL0.TOM07RL0_1 1
|
|
TOM07RL0.TOM07RL0_0 0
|
|
PRS5 0x00800CD0 Prescaler Register 5
|
|
PRS5.PRS5_7 7
|
|
PRS5.PRS5_6 6
|
|
PRS5.PRS5_5 5
|
|
PRS5.PRS5_4 4
|
|
PRS5.PRS5_3 3
|
|
PRS5.PRS5_2 2
|
|
PRS5.PRS5_1 1
|
|
PRS5.PRS5_0 0
|
|
TID2PRS5EN 0x00800CD1 TID2 Control & Prescaler 5 Enable Register
|
|
TID2PRS5EN.PRS5EN 15 Prescaler 5 enable
|
|
TID2PRS5EN.TID2ENO 13 TID2 enable output enable
|
|
TID2PRS5EN.TID2CEN 11 TID2 count enable
|
|
TID2PRS5EN.TID2M_10 10 TID2 operation mode selection
|
|
TID2PRS5EN.TID2M_9 9 TID2 operation mode selection
|
|
TOM0IMA 0x00800CD2 TOM0 Interrupt Mask Register
|
|
TOM0IMA.TOM00IMA 7 TOM0_0 interrupt mask
|
|
TOM0IMA.TOM01IMA 6 TOM0_1 interrupt mask
|
|
TOM0IMA.TOM02IMA 5 TOM0_2 interrupt mask
|
|
TOM0IMA.TOM03IMA 4 TOM0_3 interrupt mask
|
|
TOM0IMA.TOM04IMA 3 TOM0_4 interrupt mask
|
|
TOM0IMA.TOM05IMA 2 TOM0_5 interrupt mask
|
|
TOM0IMA.TOM06IMA 1 TOM0_6 interrupt mask
|
|
TOM0IMA.TOM07IMA 0 TOM0_7 interrupt mask
|
|
TOM0IST 0x00800CD3 TOM0 Interrupt Status Register
|
|
TOM0IST.TOM00IST 15 TOM0_0 interrupt status
|
|
TOM0IST.TOM01IST 14 TOM0_1 interrupt status
|
|
TOM0IST.TOM02IST 13 TOM0_2 interrupt status
|
|
TOM0IST.TOM03IST 12 TOM0_3 interrupt status
|
|
TOM0IST.TOM04IST 11 TOM0_4 interrupt status
|
|
TOM0IST.TOM05IST 10 TOM0_5 interrupt status
|
|
TOM0IST.TOM06IST 9 TOM0_6 interrupt status
|
|
TOM0IST.TOM07IST 8 TOM0_7 interrupt status
|
|
RESERVED00800CD4 0x00800CD4 RESERVED
|
|
FFP4 0x00800CD5 F/F Protect Register 4
|
|
FFP4.FP44 15 F/F44 protect
|
|
FFP4.FP43 14 F/F43 protect
|
|
FFP4.FP42 13 F/F42 protect
|
|
FFP4.FP41 12 F/F41 protect
|
|
FFP4.FP40 11 F/F40 protect
|
|
FFP4.FP39 10 F/F39 protect
|
|
FFP4.FP38 9 F/F38 protect
|
|
FFP4.FP37 8 F/F37 protect
|
|
RESERVED00800CD6 0x00800CD6 RESERVED
|
|
FFD4 0x00800CD7 F/F Data Register 4
|
|
FFD4.FD44 15 F/F44 output data
|
|
FFD4.FD43 14 F/F43 output data
|
|
FFD4.FD42 13 F/F42 output data
|
|
FFD4.FD41 12 F/F41 output data
|
|
FFD4.FD40 11 F/F40 output data
|
|
FFD4.FD39 10 F/F39 output data
|
|
FFD4.FD38 9 F/F38 output data
|
|
FFD4.FD37 8 F/F37 output data
|
|
RESERVED00800CD8 0x00800CD8 RESERVED
|
|
RESERVED00800CD9 0x00800CD9 RESERVED
|
|
TOM0CR 0x00800CDA TOM0 Control Register
|
|
TOM0CR.TOM07M_15 15 TOM0_7 operation mode selection
|
|
TOM0CR.TOM07M_14 14 TOM0_7 operation mode selection
|
|
TOM0CR.TOM06M_13 13 TOM0_6 operation mode selection
|
|
TOM0CR.TOM06M_12 12 TOM0_6 operation mode selection
|
|
TOM0CR.TOM05M_11 11 TOM0_5 operation mode selection
|
|
TOM0CR.TOM05M_10 10 TOM0_5 operation mode selection
|
|
TOM0CR.TOM04M_9 9 TOM0_4 operation mode selection
|
|
TOM0CR.TOM04M_8 8 TOM0_4 operation mode selection
|
|
TOM0CR.TOM03M_7 7 TOM0_3 operation mode selection
|
|
TOM0CR.TOM03M_6 6 TOM0_3 operation mode selection
|
|
TOM0CR.TOM02M_5 5 TOM0_2 operation mode selection
|
|
TOM0CR.TOM02M_4 4 TOM0_2 operation mode selection
|
|
TOM0CR.TOM01M_3 3 TOM0_1 operation mode selection
|
|
TOM0CR.TOM01M_2 2 TOM0_1 operation mode selection
|
|
TOM0CR.TOM00M_1 1 TOM0_0 operation mode selection
|
|
TOM0CR.TOM00M_0 0 TOM0_0 operation mode selection
|
|
RESERVED00800CDC 0x00800CDC RESERVED
|
|
TOM0PRO 0x00800CDD TOM0 Enable Protect Register
|
|
TOM0PRO.TOM07PRO_15 15 TOM0_7 enable protect
|
|
TOM0PRO.TOM07PRO_14 14 TOM0_7 enable protect
|
|
TOM0PRO.TOM06PRO_13 13 TOM0_6 enable protect
|
|
TOM0PRO.TOM06PRO_12 12 TOM0_6 enable protect
|
|
TOM0PRO.TOM05PRO_11 11 TOM0_5 enable protect
|
|
TOM0PRO.TOM05PRO_10 10 TOM0_5 enable protect
|
|
TOM0PRO.TOM04PRO_9 9 TOM0_4 enable protect
|
|
TOM0PRO.TOM04PRO_8 8 TOM0_4 enable protect
|
|
TOM0PRO.TOM03PRO_7 7 TOM0_3 enable protect
|
|
TOM0PRO.TOM03PRO_6 6 TOM0_3 enable protect
|
|
TOM0PRO.TOM02PRO_5 5 TOM0_2 enable protect
|
|
TOM0PRO.TOM02PRO_4 4 TOM0_2 enable protect
|
|
TOM0PRO.TOM01PRO_3 3 TOM0_1 enable protect
|
|
TOM0PRO.TOM01PRO_2 2 TOM0_1 enable protect
|
|
TOM0PRO.TOM00PRO_1 1 TOM0_0 enable protect
|
|
TOM0PRO.TOM00PRO_0 0 TOM0_0 enable protect
|
|
RESERVED00800CDE 0x00800CDE RESERVED
|
|
TOM0CEN 0x00800CDF TOM0 Count Enable Register
|
|
TOM0CEN.TOM07CEN 15 TOM0_7 count enable
|
|
TOM0CEN.TOM06CEN 14 TOM0_6 count enable
|
|
TOM0CEN.TOM05CEN 13 TOM0_5 count enable
|
|
TOM0CEN.TOM04CEN 12 TOM0_4 count enable
|
|
TOM0CEN.TOM03CEN 11 TOM0_3 count enable
|
|
TOM0CEN.TOM02CEN 10 TOM0_2 count enable
|
|
TOM0CEN.TOM01CEN 9 TOM0_1 count enable
|
|
TOM0CEN.TOM00CEN 8 TOM0_0 count enable
|
|
TML1CTH 0x00800FE0 TML1 Counter, High
|
|
TML1CTH.TML1CTH_15 15
|
|
TML1CTH.TML1CTH_14 14
|
|
TML1CTH.TML1CTH_13 13
|
|
TML1CTH.TML1CTH_12 12
|
|
TML1CTH.TML1CTH_11 11
|
|
TML1CTH.TML1CTH_10 10
|
|
TML1CTH.TML1CTH_9 9
|
|
TML1CTH.TML1CTH_8 8
|
|
TML1CTH.TML1CTH_7 7
|
|
TML1CTH.TML1CTH_6 6
|
|
TML1CTH.TML1CTH_5 5
|
|
TML1CTH.TML1CTH_4 4
|
|
TML1CTH.TML1CTH_3 3
|
|
TML1CTH.TML1CTH_2 2
|
|
TML1CTH.TML1CTH_1 1
|
|
TML1CTH.TML1CTH_0 0
|
|
TML1CTL 0x00800FE2 TML1 Counter, Low
|
|
TML1CTL.TML1CTL_15 15
|
|
TML1CTL.TML1CTL_14 14
|
|
TML1CTL.TML1CTL_13 13
|
|
TML1CTL.TML1CTL_12 12
|
|
TML1CTL.TML1CTL_11 11
|
|
TML1CTL.TML1CTL_10 10
|
|
TML1CTL.TML1CTL_9 9
|
|
TML1CTL.TML1CTL_8 8
|
|
TML1CTL.TML1CTL_7 7
|
|
TML1CTL.TML1CTL_6 6
|
|
TML1CTL.TML1CTL_5 5
|
|
TML1CTL.TML1CTL_4 4
|
|
TML1CTL.TML1CTL_3 3
|
|
TML1CTL.TML1CTL_2 2
|
|
TML1CTL.TML1CTL_1 1
|
|
TML1CTL.TML1CTL_0 0
|
|
RESERVED00800FE4 0x00800FE4 RESERVED
|
|
RESERVED00800FE5 0x00800FE5 RESERVED
|
|
RESERVED00800FE6 0x00800FE6 RESERVED
|
|
RESERVED00800FE7 0x00800FE7 RESERVED
|
|
RESERVED00800FE8 0x00800FE8 RESERVED
|
|
RESERVED00800FE9 0x00800FE9 RESERVED
|
|
RESERVED00800FEA 0x00800FEA RESERVED
|
|
TML1CR 0x00800FEB TML1 Control Register
|
|
TML1CR.TML1CKS 15 TML1 clock source selection
|
|
TML1CR.TML1SS3 11 TML1 measure 3 source selection
|
|
TML1CR.TML1SS2 10 TML1 measure 2 source selection
|
|
TML1CR.TML1SS1 9 TML1 measure 1 source selection
|
|
TML1CR.TML1SS0 8 TML1 measure 0 source selection
|
|
RESERVED00800FEC 0x00800FEC RESERVED
|
|
RESERVED00800FED 0x00800FED RESERVED
|
|
RESERVED00800FEE 0x00800FEE RESERVED
|
|
RESERVED00800FEF 0x00800FEF RESERVED
|
|
TML1MR3H 0x00800FF0 TML1 Measure 3 Register, High
|
|
TML1MR3H.TML1MR3H_15 15
|
|
TML1MR3H.TML1MR3H_14 14
|
|
TML1MR3H.TML1MR3H_13 13
|
|
TML1MR3H.TML1MR3H_12 12
|
|
TML1MR3H.TML1MR3H_11 11
|
|
TML1MR3H.TML1MR3H_10 10
|
|
TML1MR3H.TML1MR3H_9 9
|
|
TML1MR3H.TML1MR3H_8 8
|
|
TML1MR3H.TML1MR3H_7 7
|
|
TML1MR3H.TML1MR3H_6 6
|
|
TML1MR3H.TML1MR3H_5 5
|
|
TML1MR3H.TML1MR3H_4 4
|
|
TML1MR3H.TML1MR3H_3 3
|
|
TML1MR3H.TML1MR3H_2 2
|
|
TML1MR3H.TML1MR3H_1 1
|
|
TML1MR3H.TML1MR3H_0 0
|
|
TML1MR3L 0x00800FF2 TML1 Measure 3 Register, Low
|
|
TML1MR3L.TML1MR3L_15 15
|
|
TML1MR3L.TML1MR3L_14 14
|
|
TML1MR3L.TML1MR3L_13 13
|
|
TML1MR3L.TML1MR3L_12 12
|
|
TML1MR3L.TML1MR3L_11 11
|
|
TML1MR3L.TML1MR3L_10 10
|
|
TML1MR3L.TML1MR3L_9 9
|
|
TML1MR3L.TML1MR3L_8 8
|
|
TML1MR3L.TML1MR3L_7 7
|
|
TML1MR3L.TML1MR3L_6 6
|
|
TML1MR3L.TML1MR3L_5 5
|
|
TML1MR3L.TML1MR3L_4 4
|
|
TML1MR3L.TML1MR3L_3 3
|
|
TML1MR3L.TML1MR3L_2 2
|
|
TML1MR3L.TML1MR3L_1 1
|
|
TML1MR3L.TML1MR3L_0 0
|
|
TML1MR2H 0x00800FF4 TML1 Measure 2 Register, High
|
|
TML1MR2H.TML1MR2H_15 15
|
|
TML1MR2H.TML1MR2H_14 14
|
|
TML1MR2H.TML1MR2H_13 13
|
|
TML1MR2H.TML1MR2H_12 12
|
|
TML1MR2H.TML1MR2H_11 11
|
|
TML1MR2H.TML1MR2H_10 10
|
|
TML1MR2H.TML1MR2H_9 9
|
|
TML1MR2H.TML1MR2H_8 8
|
|
TML1MR2H.TML1MR2H_7 7
|
|
TML1MR2H.TML1MR2H_6 6
|
|
TML1MR2H.TML1MR2H_5 5
|
|
TML1MR2H.TML1MR2H_4 4
|
|
TML1MR2H.TML1MR2H_3 3
|
|
TML1MR2H.TML1MR2H_2 2
|
|
TML1MR2H.TML1MR2H_1 1
|
|
TML1MR2H.TML1MR2H_0 0
|
|
TML1MR2L 0x00800FF6 TML1 Measure 2 Register, Low
|
|
TML1MR2L.TML1MR2L_15 15
|
|
TML1MR2L.TML1MR2L_14 14
|
|
TML1MR2L.TML1MR2L_13 13
|
|
TML1MR2L.TML1MR2L_12 12
|
|
TML1MR2L.TML1MR2L_11 11
|
|
TML1MR2L.TML1MR2L_10 10
|
|
TML1MR2L.TML1MR2L_9 9
|
|
TML1MR2L.TML1MR2L_8 8
|
|
TML1MR2L.TML1MR2L_7 7
|
|
TML1MR2L.TML1MR2L_6 6
|
|
TML1MR2L.TML1MR2L_5 5
|
|
TML1MR2L.TML1MR2L_4 4
|
|
TML1MR2L.TML1MR2L_3 3
|
|
TML1MR2L.TML1MR2L_2 2
|
|
TML1MR2L.TML1MR2L_1 1
|
|
TML1MR2L.TML1MR2L_0 0
|
|
TML1MR1H 0x00800FF8 TML1 Measure 1 Register, High
|
|
TML1MR1H.TML1MR1H_15 15
|
|
TML1MR1H.TML1MR1H_14 14
|
|
TML1MR1H.TML1MR1H_13 13
|
|
TML1MR1H.TML1MR1H_12 12
|
|
TML1MR1H.TML1MR1H_11 11
|
|
TML1MR1H.TML1MR1H_10 10
|
|
TML1MR1H.TML1MR1H_9 9
|
|
TML1MR1H.TML1MR1H_8 8
|
|
TML1MR1H.TML1MR1H_7 7
|
|
TML1MR1H.TML1MR1H_6 6
|
|
TML1MR1H.TML1MR1H_5 5
|
|
TML1MR1H.TML1MR1H_4 4
|
|
TML1MR1H.TML1MR1H_3 3
|
|
TML1MR1H.TML1MR1H_2 2
|
|
TML1MR1H.TML1MR1H_1 1
|
|
TML1MR1H.TML1MR1H_0 0
|
|
TML1MR1L 0x00800FFA TML1 Measure 1 Register, Low
|
|
TML1MR1L.TML1MR1L_15 15
|
|
TML1MR1L.TML1MR1L_14 14
|
|
TML1MR1L.TML1MR1L_13 13
|
|
TML1MR1L.TML1MR1L_12 12
|
|
TML1MR1L.TML1MR1L_11 11
|
|
TML1MR1L.TML1MR1L_10 10
|
|
TML1MR1L.TML1MR1L_9 9
|
|
TML1MR1L.TML1MR1L_8 8
|
|
TML1MR1L.TML1MR1L_7 7
|
|
TML1MR1L.TML1MR1L_6 6
|
|
TML1MR1L.TML1MR1L_5 5
|
|
TML1MR1L.TML1MR1L_4 4
|
|
TML1MR1L.TML1MR1L_3 3
|
|
TML1MR1L.TML1MR1L_2 2
|
|
TML1MR1L.TML1MR1L_1 1
|
|
TML1MR1L.TML1MR1L_0 0
|
|
TML1MR0H 0x00800FFC TML1 Measure 0 Register, High
|
|
TML1MR0H.TML1MR0H_15 15
|
|
TML1MR0H.TML1MR0H_14 14
|
|
TML1MR0H.TML1MR0H_13 13
|
|
TML1MR0H.TML1MR0H_12 12
|
|
TML1MR0H.TML1MR0H_11 11
|
|
TML1MR0H.TML1MR0H_10 10
|
|
TML1MR0H.TML1MR0H_9 9
|
|
TML1MR0H.TML1MR0H_8 8
|
|
TML1MR0H.TML1MR0H_7 7
|
|
TML1MR0H.TML1MR0H_6 6
|
|
TML1MR0H.TML1MR0H_5 5
|
|
TML1MR0H.TML1MR0H_4 4
|
|
TML1MR0H.TML1MR0H_3 3
|
|
TML1MR0H.TML1MR0H_2 2
|
|
TML1MR0H.TML1MR0H_1 1
|
|
TML1MR0H.TML1MR0H_0 0
|
|
TML1MR0L 0x00800FFE TML1 Measure 0 Register, Low
|
|
TML1MR0L.TML1MR0L_15 15
|
|
TML1MR0L.TML1MR0L_14 14
|
|
TML1MR0L.TML1MR0L_13 13
|
|
TML1MR0L.TML1MR0L_12 12
|
|
TML1MR0L.TML1MR0L_11 11
|
|
TML1MR0L.TML1MR0L_10 10
|
|
TML1MR0L.TML1MR0L_9 9
|
|
TML1MR0L.TML1MR0L_8 8
|
|
TML1MR0L.TML1MR0L_7 7
|
|
TML1MR0L.TML1MR0L_6 6
|
|
TML1MR0L.TML1MR0L_5 5
|
|
TML1MR0L.TML1MR0L_4 4
|
|
TML1MR0L.TML1MR0L_3 3
|
|
TML1MR0L.TML1MR0L_2 2
|
|
TML1MR0L.TML1MR0L_1 1
|
|
TML1MR0L.TML1MR0L_0 0
|
|
CAN0CNT 0x00801000 CAN0 Control Register
|
|
CAN0CNT.RST 15 CAN reset
|
|
CAN0CNT.LBM 14 Loopback mode
|
|
CAN0CNT.BCM 12 BasicCAN mode
|
|
CAN0CNT.FRST 11 Forcible reset
|
|
CAN0CNT.TSP_7 7 Time stamp prescaler
|
|
CAN0CNT.TSP_6 6 Time stamp prescaler
|
|
CAN0CNT.TSR 5 Time stamp Counter reset
|
|
CAN0CNT.RBO 4 Return bus off
|
|
CAN0STAT 0x00801002 CAN0 Status Register
|
|
CAN0STAT.MSN_15 15 Message slot number
|
|
CAN0STAT.MSN_14 14 Message slot number
|
|
CAN0STAT.MSN_13 13 Message slot number
|
|
CAN0STAT.MSN_12 12 Message slot number
|
|
CAN0STAT.TSC 11 Transmit complete status
|
|
CAN0STAT.RSC 10 Receive complete status
|
|
CAN0STAT.TSB 9 Transmit status
|
|
CAN0STAT.RSB 8 Receive status
|
|
CAN0STAT.CRS 7 CAN reset status
|
|
CAN0STAT.LBS 6 Loopback status
|
|
CAN0STAT.BCS 4 BasicCAN status
|
|
CAN0STAT.CBS 3 CAN bus erro
|
|
CAN0STAT.EPS 2 Error passive status
|
|
CAN0STAT.BOS 1 Bus off status
|
|
CAN0EXTID 0x00801004 CAN0 Extension ID Register
|
|
CAN0EXTID.IDE15 15 Extended ID15
|
|
CAN0EXTID.IDE14 14 Extended ID14
|
|
CAN0EXTID.IDE13 13 Extended ID13
|
|
CAN0EXTID.IDE12 12 Extended ID12
|
|
CAN0EXTID.IDE11 11 Extended ID11
|
|
CAN0EXTID.IDE10 10 Extended ID10
|
|
CAN0EXTID.IDE9 9 Extended ID9
|
|
CAN0EXTID.IDE8 8 Extended ID8
|
|
CAN0EXTID.IDE7 7 Extended ID7
|
|
CAN0EXTID.IDE6 6 Extended ID6
|
|
CAN0EXTID.IDE5 5 Extended ID5
|
|
CAN0EXTID.IDE4 4 Extended ID4
|
|
CAN0EXTID.IDE3 3 Extended ID3
|
|
CAN0EXTID.IDE2 2 Extended ID2
|
|
CAN0EXTID.IDE1 1 Extended ID1
|
|
CAN0EXTID.IDE0 0 Extended ID0
|
|
CAN0CONF 0x00801006 CAN0 Configuration Register
|
|
CAN0CONF.SAM 11 Number of times sampled
|
|
CAN0CONF.PRB_10 10 Propagation Segment
|
|
CAN0CONF.PRB_9 9 Propagation Segment
|
|
CAN0CONF.PRB_8 8 Propagation Segment
|
|
CAN0CONF.PH1_7 7 Phase Segment1
|
|
CAN0CONF.PH1_6 6 Phase Segment1
|
|
CAN0CONF.PH1_5 5 Phase Segment1
|
|
CAN0CONF.PH2_4 4 Phase Segment2
|
|
CAN0CONF.PH2_3 3 Phase Segment2
|
|
CAN0CONF.PH2_2 2 Phase Segment2
|
|
CAN0CONF.SJW_1 1 reSynchronization Jump Width
|
|
CAN0CONF.SJW_0 0 reSynchronization Jump Width
|
|
CAN0TSTMP 0x00801008 CAN0 Time Stamp Count Register
|
|
CAN0TSTMP.CANSTMP_15 15
|
|
CAN0TSTMP.CANSTMP_14 14
|
|
CAN0TSTMP.CANSTMP_13 13
|
|
CAN0TSTMP.CANSTMP_12 12
|
|
CAN0TSTMP.CANSTMP_11 11
|
|
CAN0TSTMP.CANSTMP_10 10
|
|
CAN0TSTMP.CANSTMP_9 9
|
|
CAN0TSTMP.CANSTMP_8 8
|
|
CAN0TSTMP.CANSTMP_7 7
|
|
CAN0TSTMP.CANSTMP_6 6
|
|
CAN0TSTMP.CANSTMP_5 5
|
|
CAN0TSTMP.CANSTMP_4 4
|
|
CAN0TSTMP.CANSTMP_3 3
|
|
CAN0TSTMP.CANSTMP_2 2
|
|
CAN0TSTMP.CANSTMP_1 1
|
|
CAN0TSTMP.CANSTMP_0 0
|
|
CAN0REC 0x0080100A CAN0 Receive Error Count Register
|
|
CAN0REC.REC_7 7 Receive error counter bit 7
|
|
CAN0REC.REC_6 6 Receive error counter bit 6
|
|
CAN0REC.REC_5 5 Receive error counter bit 5
|
|
CAN0REC.REC_4 4 Receive error counter bit 4
|
|
CAN0REC.REC_3 3 Receive error counter bit 3
|
|
CAN0REC.REC_2 2 Receive error counter bit 2
|
|
CAN0REC.REC_1 1 Receive error counter bit 1
|
|
CAN0REC.REC_0 0 Receive error counter bit 0
|
|
CAN0TEC 0x0080100B CAN0 Transmit Error Count Register
|
|
CAN0TEC.TEC_15 15 Transmit error counter bit 15
|
|
CAN0TEC.TEC_14 14 Transmit error counter bit 14
|
|
CAN0TEC.TEC_13 13 Transmit error counter bit 13
|
|
CAN0TEC.TEC_12 12 Transmit error counter bit 12
|
|
CAN0TEC.TEC_11 11 Transmit error counter bit 11
|
|
CAN0TEC.TEC_10 10 Transmit error counter bit 10
|
|
CAN0TEC.TEC_9 9 Transmit error counter bit 9
|
|
CAN0TEC.TEC_8 8 Transmit error counter bit 8
|
|
CAN0SLIST 0x0080100C CAN0 Slot Interrupt Status Register
|
|
CAN0SLIST.SSB15 15 Slot 15 interrupt request status
|
|
CAN0SLIST.SSB14 14 Slot 14 interrupt request status
|
|
CAN0SLIST.SSB13 13 Slot 13 interrupt request status
|
|
CAN0SLIST.SSB12 12 Slot 12 interrupt request status
|
|
CAN0SLIST.SSB11 11 Slot 11 interrupt request status
|
|
CAN0SLIST.SSB10 10 Slot 10 interrupt request status
|
|
CAN0SLIST.SSB9 9 Slot 9 interrupt request status
|
|
CAN0SLIST.SSB8 8 Slot 8 interrupt request status
|
|
CAN0SLIST.SSB7 7 Slot 7 interrupt request status
|
|
CAN0SLIST.SSB6 6 Slot 6 interrupt request status
|
|
CAN0SLIST.SSB5 5 Slot 5 interrupt request status
|
|
CAN0SLIST.SSB4 4 Slot 4 interrupt request status
|
|
CAN0SLIST.SSB3 3 Slot 3 interrupt request status
|
|
CAN0SLIST.SSB2 2 Slot 2 interrupt request status
|
|
CAN0SLIST.SSB1 1 Slot 1 interrupt request status
|
|
CAN0SLIST.SSB0 0 Slot 0 interrupt request status
|
|
RESERVED0080100E 0x0080100E RESERVED
|
|
RESERVED0080100F 0x0080100F RESERVED
|
|
CAN0SLIMK 0x00801010 CAN0 Slot Interrupt Mask Register
|
|
CAN0SLIMK.IRB15 15 Slot 15 interrupt request mask
|
|
CAN0SLIMK.IRB14 14 Slot 14 interrupt request mask
|
|
CAN0SLIMK.IRB13 13 Slot 13 interrupt request mask
|
|
CAN0SLIMK.IRB12 12 Slot 12 interrupt request mask
|
|
CAN0SLIMK.IRB11 11 Slot 11 interrupt request mask
|
|
CAN0SLIMK.IRB10 10 Slot 10 interrupt request mask
|
|
CAN0SLIMK.IRB9 9 Slot 9 interrupt request mask
|
|
CAN0SLIMK.IRB8 8 Slot 8 interrupt request mask
|
|
CAN0SLIMK.IRB7 7 Slot 7 interrupt request mask
|
|
CAN0SLIMK.IRB6 6 Slot 6 interrupt request mask
|
|
CAN0SLIMK.IRB5 5 Slot 5 interrupt request mask
|
|
CAN0SLIMK.IRB4 4 Slot 4 interrupt request mask
|
|
CAN0SLIMK.IRB3 3 Slot 3 interrupt request mask
|
|
CAN0SLIMK.IRB2 2 Slot 2 interrupt request mask
|
|
CAN0SLIMK.IRB1 1 Slot 1 interrupt request mask
|
|
CAN0SLIMK.IRB0 0 Slot 0 interrupt request mask
|
|
RESERVED00801012 0x00801012 RESERVED
|
|
RESERVED00801013 0x00801013 RESERVED
|
|
CAN0ERIST 0x00801014 CAN0 Error Interrupt Status Register
|
|
CAN0ERIST.OIS 7 Bus off interrupt status
|
|
CAN0ERIST.PIS 6 Error passive interrupt status
|
|
CAN0ERIST.EIS 5 CAN bus error interrupt status
|
|
CAN0ERIMK 0x00801015 CAN0 Error Interrupt Mask Register
|
|
CAN0ERIMK.OIM 15 Bus off interrupt mask
|
|
CAN0ERIMK.PIM 14 Error passive interrupt mask
|
|
CAN0ERIMK.EIM 13 CAN bus error interrupt mask
|
|
CAN0BRP 0x00801016 CAN0 Baud Rate Prescaler
|
|
CAN0BRP.CANBRP_7 7
|
|
CAN0BRP.CANBRP_6 6
|
|
CAN0BRP.CANBRP_5 5
|
|
CAN0BRP.CANBRP_4 4
|
|
CAN0BRP.CANBRP_3 3
|
|
CAN0BRP.CANBRP_2 2
|
|
CAN0BRP.CANBRP_1 1
|
|
CAN0BRP.CANBRP_0 0
|
|
RESERVED00801017 0x00801017 RESERVED
|
|
RESERVED00801018 0x00801018 RESERVED
|
|
RESERVED00801019 0x00801019 RESERVED
|
|
RESERVED0080101A 0x0080101A RESERVED
|
|
RESERVED0080101B 0x0080101B RESERVED
|
|
RESERVED0080101C 0x0080101C RESERVED
|
|
RESERVED0080101D 0x0080101D RESERVED
|
|
RESERVED0080101E 0x0080101E RESERVED
|
|
RESERVED0080101F 0x0080101F RESERVED
|
|
RESERVED00801020 0x00801020 RESERVED
|
|
RESERVED00801021 0x00801021 RESERVED
|
|
RESERVED00801022 0x00801022 RESERVED
|
|
RESERVED00801023 0x00801023 RESERVED
|
|
RESERVED00801024 0x00801024 RESERVED
|
|
RESERVED00801025 0x00801025 RESERVED
|
|
RESERVED00801026 0x00801026 RESERVED
|
|
RESERVED00801027 0x00801027 RESERVED
|
|
C0GMSKS0 0x00801028 CAN0 Global Mask Register Standard ID0
|
|
C0GMSKS0.SID4M 7 standard ID4
|
|
C0GMSKS0.SID3M 6 standard ID3
|
|
C0GMSKS0.SID2M 5 standard ID2
|
|
C0GMSKS0.SID1M 4 standard ID1
|
|
C0GMSKS0.SID0M 3 standard ID0
|
|
C0GMSKS1 0x00801029 CAN0 Global Mask Register Standard ID1
|
|
C0GMSKS1.SID10M 15 standard ID10
|
|
C0GMSKS1.SID9M 14 standard ID9
|
|
C0GMSKS1.SID8M 13 standard ID8
|
|
C0GMSKS1.SID7M 12 standard ID7
|
|
C0GMSKS1.SID6M 11 standard ID6
|
|
C0GMSKS1.SID5M 10 standard ID5
|
|
C0GMSKE0 0x0080102A CAN0 Global Mask Register Extended ID0
|
|
C0GMSKE0.EID3M 7 extended ID3
|
|
C0GMSKE0.EID2M 6 extended ID2
|
|
C0GMSKE0.EID1M 5 extended ID1
|
|
C0GMSKE0.EID0M 4 extended ID0
|
|
C0GMSKE1 0x0080102B CAN0 Global Mask Register Extended ID1
|
|
C0GMSKE1.EID11M 15 extended ID11
|
|
C0GMSKE1.EID10M 14 extended ID10
|
|
C0GMSKE1.EID9M 13 extended ID9
|
|
C0GMSKE1.EID8M 12 extended ID8
|
|
C0GMSKE1.EID7M 11 extended ID7
|
|
C0GMSKE1.EID6M 10 extended ID6
|
|
C0GMSKE1.EID5M 9 extended ID5
|
|
C0GMSKE1.EID4M 8 extended ID4
|
|
C0GMSKE2 0x0080102C CAN0 Global Mask Register Extended ID2
|
|
C0GMSKE2.EID17M 7 extended ID17
|
|
C0GMSKE2.EID16M 6 extended ID16
|
|
C0GMSKE2.EID15M 5 extended ID15
|
|
C0GMSKE2.EID14M 4 extended ID14
|
|
C0GMSKE2.EID13M 3 extended ID13
|
|
C0GMSKE2.EID12M 2 extended ID12
|
|
RESERVED0080102D 0x0080102D RESERVED
|
|
RESERVED0080102E 0x0080102E RESERVED
|
|
RESERVED0080102F 0x0080102F RESERVED
|
|
C0LMSKAS0 0x00801030 CAN0 Local Mask Register A Standard ID0
|
|
C0LMSKAS0.SID4M 7 standard ID4
|
|
C0LMSKAS0.SID3M 6 standard ID3
|
|
C0LMSKAS0.SID2M 5 standard ID2
|
|
C0LMSKAS0.SID1M 4 standard ID1
|
|
C0LMSKAS0.SID0M 3 standard ID0
|
|
C0LMSKAS1 0x00801031 CAN0 Local Mask Register A Standard ID1
|
|
C0LMSKAS1.SID10M 15 standard ID10
|
|
C0LMSKAS1.SID9M 14 standard ID9
|
|
C0LMSKAS1.SID8M 13 standard ID8
|
|
C0LMSKAS1.SID7M 12 standard ID7
|
|
C0LMSKAS1.SID6M 11 standard ID6
|
|
C0LMSKAS1.SID5M 10 standard ID5
|
|
C0LMSKAE0 0x00801032 CAN0 Local Mask Register A Extended ID0
|
|
C0LMSKAE0.EID3M 7 extended ID3
|
|
C0LMSKAE0.EID2M 6 extended ID2
|
|
C0LMSKAE0.EID1M 5 extended ID1
|
|
C0LMSKAE0.EID0M 4 extended ID0
|
|
C0LMSKAE1 0x00801033 CAN0 Local Mask Register A Extended ID1
|
|
C0LMSKAE1.EID11M 15 extended ID11
|
|
C0LMSKAE1.EID10M 14 extended ID10
|
|
C0LMSKAE1.EID9M 13 extended ID9
|
|
C0LMSKAE1.EID8M 12 extended ID8
|
|
C0LMSKAE1.EID7M 11 extended ID7
|
|
C0LMSKAE1.EID6M 10 extended ID6
|
|
C0LMSKAE1.EID5M 9 extended ID5
|
|
C0LMSKAE1.EID4M 8 extended ID4
|
|
C0LMSKAE2 0x00801034 CAN0 Local Mask Register A Extended ID2
|
|
C0LMSKAE2.EID17M 7 extended ID17
|
|
C0LMSKAE2.EID16M 6 extended ID16
|
|
C0LMSKAE2.EID15M 5 extended ID15
|
|
C0LMSKAE2.EID14M 4 extended ID14
|
|
C0LMSKAE2.EID13M 3 extended ID13
|
|
C0LMSKAE2.EID12M 2 extended ID12
|
|
RESERVED00801035 0x00801035 RESERVED
|
|
RESERVED00801036 0x00801036 RESERVED
|
|
RESERVED00801037 0x00801037 RESERVED
|
|
C0LMSKBS0 0x00801038 CAN0 Local Mask Register B Standard ID0
|
|
C0LMSKBS0.SID4M 7 standard ID4
|
|
C0LMSKBS0.SID3M 6 standard ID3
|
|
C0LMSKBS0.SID2M 5 standard ID2
|
|
C0LMSKBS0.SID1M 4 standard ID1
|
|
C0LMSKBS0.SID0M 3 standard ID0
|
|
C0LMSKBS1 0x00801039 CAN0 Local Mask Register B Standard ID1
|
|
C0LMSKBS1.SID10M 15 standard ID10
|
|
C0LMSKBS1.SID9M 14 standard ID9
|
|
C0LMSKBS1.SID8M 13 standard ID8
|
|
C0LMSKBS1.SID7M 12 standard ID7
|
|
C0LMSKBS1.SID6M 11 standard ID6
|
|
C0LMSKBS1.SID5M 10 standard ID5
|
|
C0LMSKBE0 0x0080103A CAN0 Local Mask Register B Extended ID0
|
|
C0LMSKBE0.EID3M 7 extended ID3
|
|
C0LMSKBE0.EID2M 6 extended ID2
|
|
C0LMSKBE0.EID1M 5 extended ID1
|
|
C0LMSKBE0.EID0M 4 extended ID0
|
|
C0LMSKBE1 0x0080103B CAN0 Local Mask Register B Extended ID1
|
|
C0LMSKBE1.EID11M 15 extended ID11
|
|
C0LMSKBE1.EID10M 14 extended ID10
|
|
C0LMSKBE1.EID9M 13 extended ID9
|
|
C0LMSKBE1.EID8M 12 extended ID8
|
|
C0LMSKBE1.EID7M 11 extended ID7
|
|
C0LMSKBE1.EID6M 10 extended ID6
|
|
C0LMSKBE1.EID5M 9 extended ID5
|
|
C0LMSKBE1.EID4M 8 extended ID4
|
|
C0LMSKBE2 0x0080103C CAN0 Local Mask Register B Extended ID2
|
|
C0LMSKBE2.EID17M 7 extended ID17
|
|
C0LMSKBE2.EID16M 6 extended ID16
|
|
C0LMSKBE2.EID15M 5 extended ID15
|
|
C0LMSKBE2.EID14M 4 extended ID14
|
|
C0LMSKBE2.EID13M 3 extended ID13
|
|
C0LMSKBE2.EID12M 2 extended ID12
|
|
RESERVED0080103D 0x0080103D RESERVED
|
|
RESERVED0080103E 0x0080103E RESERVED
|
|
RESERVED0080103F 0x0080103F RESERVED
|
|
RESERVED00801040 0x00801040 RESERVED
|
|
RESERVED00801041 0x00801041 RESERVED
|
|
RESERVED00801042 0x00801042 RESERVED
|
|
RESERVED00801043 0x00801043 RESERVED
|
|
RESERVED00801044 0x00801044 RESERVED
|
|
RESERVED00801045 0x00801045 RESERVED
|
|
RESERVED00801046 0x00801046 RESERVED
|
|
RESERVED00801047 0x00801047 RESERVED
|
|
RESERVED00801048 0x00801048 RESERVED
|
|
RESERVED00801049 0x00801049 RESERVED
|
|
RESERVED0080104A 0x0080104A RESERVED
|
|
RESERVED0080104B 0x0080104B RESERVED
|
|
RESERVED0080104C 0x0080104C RESERVED
|
|
RESERVED0080104D 0x0080104D RESERVED
|
|
RESERVED0080104E 0x0080104E RESERVED
|
|
RESERVED0080104F 0x0080104F RESERVED
|
|
C0MSL0CNT 0x00801050 CAN0 Message Slot 0 Control Register
|
|
C0MSL0CNT.TRFIN 7 Transmit/receive complete
|
|
C0MSL0CNT.TRSTAT 6 Transmit/receive status
|
|
C0MSL0CNT.ML 5 Message slot
|
|
C0MSL0CNT.RA 4 Remote active
|
|
C0MSL0CNT.RL 3 Automatic response inhibit
|
|
C0MSL0CNT.RM 2 Remote
|
|
C0MSL0CNT.RR 1 Receive request
|
|
C0MSL0CNT.TR 0 Transmit request
|
|
C0MSL1CNT 0x00801051 CAN0 Message Slot 1 Control Register
|
|
C0MSL1CNT.TRFIN 15 Transmit/receive complete
|
|
C0MSL1CNT.TRSTAT 14 Transmit/receive status
|
|
C0MSL1CNT.ML 13 Message slot
|
|
C0MSL1CNT.RA 12 Remote active
|
|
C0MSL1CNT.RL 11 Automatic response inhibit
|
|
C0MSL1CNT.RM 10 Remote
|
|
C0MSL1CNT.RR 9 Receive request
|
|
C0MSL1CNT.TR 8 Transmit request
|
|
C0MSL2CNT 0x00801052 CAN0 Message Slot 2 Control Register
|
|
C0MSL2CNT.TRFIN 7 Transmit/receive complete
|
|
C0MSL2CNT.TRSTAT 6 Transmit/receive status
|
|
C0MSL2CNT.ML 5 Message slot
|
|
C0MSL2CNT.RA 4 Remote active
|
|
C0MSL2CNT.RL 3 Automatic response inhibit
|
|
C0MSL2CNT.RM 2 Remote
|
|
C0MSL2CNT.RR 1 Receive request
|
|
C0MSL2CNT.TR 0 Transmit request
|
|
C0MSL3CNT 0x00801053 CAN0 Message Slot 3 Control Register
|
|
C0MSL3CNT.TRFIN 15 Transmit/receive complete
|
|
C0MSL3CNT.TRSTAT 14 Transmit/receive status
|
|
C0MSL3CNT.ML 13 Message slot
|
|
C0MSL3CNT.RA 12 Remote active
|
|
C0MSL3CNT.RL 11 Automatic response inhibit
|
|
C0MSL3CNT.RM 10 Remote
|
|
C0MSL3CNT.RR 9 Receive request
|
|
C0MSL3CNT.TR 8 Transmit request
|
|
C0MSL4CNT 0x00801054 CAN0 Message Slot 4 Control Register
|
|
C0MSL4CNT.TRFIN 7 Transmit/receive complete
|
|
C0MSL4CNT.TRSTAT 6 Transmit/receive status
|
|
C0MSL4CNT.ML 5 Message slot
|
|
C0MSL4CNT.RA 4 Remote active
|
|
C0MSL4CNT.RL 3 Automatic response inhibit
|
|
C0MSL4CNT.RM 2 Remote
|
|
C0MSL4CNT.RR 1 Receive request
|
|
C0MSL4CNT.TR 0 Transmit request
|
|
C0MSL5CNT 0x00801055 CAN0 Message Slot 5 Control Register
|
|
C0MSL5CNT.TRFIN 15 Transmit/receive complete
|
|
C0MSL5CNT.TRSTAT 14 Transmit/receive status
|
|
C0MSL5CNT.ML 13 Message slot
|
|
C0MSL5CNT.RA 12 Remote active
|
|
C0MSL5CNT.RL 11 Automatic response inhibit
|
|
C0MSL5CNT.RM 10 Remote
|
|
C0MSL5CNT.RR 9 Receive request
|
|
C0MSL5CNT.TR 8 Transmit request
|
|
C0MSL6CNT 0x00801056 CAN0 Message Slot 6 Control Register
|
|
C0MSL6CNT.TRFIN 7 Transmit/receive complete
|
|
C0MSL6CNT.TRSTAT 6 Transmit/receive status
|
|
C0MSL6CNT.ML 5 Message slot
|
|
C0MSL6CNT.RA 4 Remote active
|
|
C0MSL6CNT.RL 3 Automatic response inhibit
|
|
C0MSL6CNT.RM 2 Remote
|
|
C0MSL6CNT.RR 1 Receive request
|
|
C0MSL6CNT.TR 0 Transmit request
|
|
C0MSL7CNT 0x00801057 CAN0 Message Slot 7 Control Register
|
|
C0MSL7CNT.TRFIN 15 Transmit/receive complete
|
|
C0MSL7CNT.TRSTAT 14 Transmit/receive status
|
|
C0MSL7CNT.ML 13 Message slot
|
|
C0MSL7CNT.RA 12 Remote active
|
|
C0MSL7CNT.RL 11 Automatic response inhibit
|
|
C0MSL7CNT.RM 10 Remote
|
|
C0MSL7CNT.RR 9 Receive request
|
|
C0MSL7CNT.TR 8 Transmit request
|
|
C0MSL8CNT 0x00801058 CAN0 Message Slot 8 Control Register
|
|
C0MSL8CNT.TRFIN 7 Transmit/receive complete
|
|
C0MSL8CNT.TRSTAT 6 Transmit/receive status
|
|
C0MSL8CNT.ML 5 Message slot
|
|
C0MSL8CNT.RA 4 Remote active
|
|
C0MSL8CNT.RL 3 Automatic response inhibit
|
|
C0MSL8CNT.RM 2 Remote
|
|
C0MSL8CNT.RR 1 Receive request
|
|
C0MSL8CNT.TR 0 Transmit request
|
|
C0MSL9CNT 0x00801059 CAN0 Message Slot 9 Control Register
|
|
C0MSL9CNT.TRFIN 15 Transmit/receive complete
|
|
C0MSL9CNT.TRSTAT 14 Transmit/receive status
|
|
C0MSL9CNT.ML 13 Message slot
|
|
C0MSL9CNT.RA 12 Remote active
|
|
C0MSL9CNT.RL 11 Automatic response inhibit
|
|
C0MSL9CNT.RM 10 Remote
|
|
C0MSL9CNT.RR 9 Receive request
|
|
C0MSL9CNT.TR 8 Transmit request
|
|
C0MSL10CNT 0x0080105A CAN0 Message Slot 10 Control Register
|
|
C0MSL10CNT.TRFIN 7 Transmit/receive complete
|
|
C0MSL10CNT.TRSTAT 6 Transmit/receive status
|
|
C0MSL10CNT.ML 5 Message slot
|
|
C0MSL10CNT.RA 4 Remote active
|
|
C0MSL10CNT.RL 3 Automatic response inhibit
|
|
C0MSL10CNT.RM 2 Remote
|
|
C0MSL10CNT.RR 1 Receive request
|
|
C0MSL10CNT.TR 0 Transmit request
|
|
C0MSL11CNT 0x0080105B CAN0 Message Slot 11 Control Register
|
|
C0MSL11CNT.TRFIN 15 Transmit/receive complete
|
|
C0MSL11CNT.TRSTAT 14 Transmit/receive status
|
|
C0MSL11CNT.ML 13 Message slot
|
|
C0MSL11CNT.RA 12 Remote active
|
|
C0MSL11CNT.RL 11 Automatic response inhibit
|
|
C0MSL11CNT.RM 10 Remote
|
|
C0MSL11CNT.RR 9 Receive request
|
|
C0MSL11CNT.TR 8 Transmit request
|
|
C0MSL12CNT 0x0080105C CAN0 Message Slot 12 Control Register
|
|
C0MSL12CNT.TRFIN 7 Transmit/receive complete
|
|
C0MSL12CNT.TRSTAT 6 Transmit/receive status
|
|
C0MSL12CNT.ML 5 Message slot
|
|
C0MSL12CNT.RA 4 Remote active
|
|
C0MSL12CNT.RL 3 Automatic response inhibit
|
|
C0MSL12CNT.RM 2 Remote
|
|
C0MSL12CNT.RR 1 Receive request
|
|
C0MSL12CNT.TR 0 Transmit request
|
|
C0MSL13CNT 0x0080105D CAN0 Message Slot 13 Control Register
|
|
C0MSL13CNT.TRFIN 15 Transmit/receive complete
|
|
C0MSL13CNT.TRSTAT 14 Transmit/receive status
|
|
C0MSL13CNT.ML 13 Message slot
|
|
C0MSL13CNT.RA 12 Remote active
|
|
C0MSL13CNT.RL 11 Automatic response inhibit
|
|
C0MSL13CNT.RM 10 Remote
|
|
C0MSL13CNT.RR 9 Receive request
|
|
C0MSL13CNT.TR 8 Transmit request
|
|
C0MSL14CNT 0x0080105E CAN0 Message Slot 14 Control Register
|
|
C0MSL14CNT.TRFIN 7 Transmit/receive complete
|
|
C0MSL14CNT.TRSTAT 6 Transmit/receive status
|
|
C0MSL14CNT.ML 5 Message slot
|
|
C0MSL14CNT.RA 4 Remote active
|
|
C0MSL14CNT.RL 3 Automatic response inhibit
|
|
C0MSL14CNT.RM 2 Remote
|
|
C0MSL14CNT.RR 1 Receive request
|
|
C0MSL14CNT.TR 0 Transmit request
|
|
C0MSL15CNT 0x0080105F CAN0 Message Slot 15 Control Register
|
|
C0MSL15CNT.TRFIN 15 Transmit/receive complete
|
|
C0MSL15CNT.TRSTAT 14 Transmit/receive status
|
|
C0MSL15CNT.ML 13 Message slot
|
|
C0MSL15CNT.RA 12 Remote active
|
|
C0MSL15CNT.RL 11 Automatic response inhibit
|
|
C0MSL15CNT.RM 10 Remote
|
|
C0MSL15CNT.RR 9 Receive request
|
|
C0MSL15CNT.TR 8 Transmit request
|
|
C0MSL0SID0 0x00801100 CAN0 Message Slot 0 Standard ID0
|
|
C0MSL0SID0.SID4 7 standard ID4
|
|
C0MSL0SID0.SID3 6 standard ID3
|
|
C0MSL0SID0.SID2 5 standard ID2
|
|
C0MSL0SID0.SID1 4 standard ID1
|
|
C0MSL0SID0.SID0 3 standard ID0
|
|
C0MSL0SID1 0x00801101 CAN0 Message Slot 0 Standard ID1
|
|
C0MSL0SID1.SID10 15 standard ID10
|
|
C0MSL0SID1.SID9 14 standard ID9
|
|
C0MSL0SID1.SID8 13 standard ID8
|
|
C0MSL0SID1.SID7 12 standard ID7
|
|
C0MSL0SID1.SID6 11 standard ID6
|
|
C0MSL0SID1.SID5 10 standard ID5
|
|
C0MSL0EID0 0x00801102 CAN0 Message Slot 0 Extended ID0
|
|
C0MSL0EID0.EID3 7 extended ID3
|
|
C0MSL0EID0.EID2 6 extended ID2
|
|
C0MSL0EID0.EID1 5 extended ID1
|
|
C0MSL0EID0.EID0 4 extended ID0
|
|
C0MSL0EID1 0x00801103 CAN0 Message Slot 0 Extended ID1
|
|
C0MSL0EID1.EID11 15 extended ID11
|
|
C0MSL0EID1.EID10 14 extended ID10
|
|
C0MSL0EID1.EID9 13 extended ID9
|
|
C0MSL0EID1.EID8 12 extended ID8
|
|
C0MSL0EID1.EID7 11 extended ID7
|
|
C0MSL0EID1.EID6 10 extended ID6
|
|
C0MSL0EID1.EID5 9 extended ID5
|
|
C0MSL0EID1.EID4 8 extended ID4
|
|
C0MSL0EID2 0x00801104 CAN0 Message Slot 0 Extended ID2
|
|
C0MSL0EID2.EID17 7 extended ID17
|
|
C0MSL0EID2.EID16 6 extended ID16
|
|
C0MSL0EID2.EID15 5 extended ID15
|
|
C0MSL0EID2.EID14 4 extended ID14
|
|
C0MSL0EID2.EID13 3 extended ID13
|
|
C0MSL0EID2.EID12 2 extended ID12
|
|
C0MSL0DLC 0x00801105 CAN0 Message Slot 0 Data Length Register
|
|
C0MSL0DLC.DLC3 15 Sets data length
|
|
C0MSL0DLC.DLC2 14 Sets data length
|
|
C0MSL0DLC.DLC1 13 Sets data length
|
|
C0MSL0DLC.DLC0 12 Sets data length
|
|
C0MSL0DT0 0x00801106 CAN0 Message Slot 0 Data 0
|
|
C0MSL0DT0.C0MSL0DT0_7 7
|
|
C0MSL0DT0.C0MSL0DT0_6 6
|
|
C0MSL0DT0.C0MSL0DT0_5 5
|
|
C0MSL0DT0.C0MSL0DT0_4 4
|
|
C0MSL0DT0.C0MSL0DT0_3 3
|
|
C0MSL0DT0.C0MSL0DT0_2 2
|
|
C0MSL0DT0.C0MSL0DT0_1 1
|
|
C0MSL0DT0.C0MSL0DT0_0 0
|
|
C0MSL0DT1 0x00801107 CAN0 Message Slot 0 Data 1
|
|
C0MSL0DT1.C0MSL0DT1_15 15
|
|
C0MSL0DT1.C0MSL0DT1_14 14
|
|
C0MSL0DT1.C0MSL0DT1_13 13
|
|
C0MSL0DT1.C0MSL0DT1_12 12
|
|
C0MSL0DT1.C0MSL0DT1_11 11
|
|
C0MSL0DT1.C0MSL0DT1_10 10
|
|
C0MSL0DT1.C0MSL0DT1_9 9
|
|
C0MSL0DT1.C0MSL0DT1_8 8
|
|
C0MSL0DT2 0x00801108 CAN0 Message Slot 0 Data 2
|
|
C0MSL0DT2.C0MSL0DT2_7 7
|
|
C0MSL0DT2.C0MSL0DT2_6 6
|
|
C0MSL0DT2.C0MSL0DT2_5 5
|
|
C0MSL0DT2.C0MSL0DT2_4 4
|
|
C0MSL0DT2.C0MSL0DT2_3 3
|
|
C0MSL0DT2.C0MSL0DT2_2 2
|
|
C0MSL0DT2.C0MSL0DT2_1 1
|
|
C0MSL0DT2.C0MSL0DT2_0 0
|
|
C0MSL0DT3 0x00801109 CAN0 Message Slot 0 Data 3
|
|
C0MSL0DT3.C0MSL0DT3_15 15
|
|
C0MSL0DT3.C0MSL0DT3_14 14
|
|
C0MSL0DT3.C0MSL0DT3_13 13
|
|
C0MSL0DT3.C0MSL0DT3_12 12
|
|
C0MSL0DT3.C0MSL0DT3_11 11
|
|
C0MSL0DT3.C0MSL0DT3_10 10
|
|
C0MSL0DT3.C0MSL0DT3_9 9
|
|
C0MSL0DT3.C0MSL0DT3_8 8
|
|
C0MSL0DT4 0x0080110A CAN0 Message Slot 0 Data 4
|
|
C0MSL0DT4.C0MSL0DT4_7 7
|
|
C0MSL0DT4.C0MSL0DT4_6 6
|
|
C0MSL0DT4.C0MSL0DT4_5 5
|
|
C0MSL0DT4.C0MSL0DT4_4 4
|
|
C0MSL0DT4.C0MSL0DT4_3 3
|
|
C0MSL0DT4.C0MSL0DT4_2 2
|
|
C0MSL0DT4.C0MSL0DT4_1 1
|
|
C0MSL0DT4.C0MSL0DT4_0 0
|
|
C0MSL0DT5 0x0080110B CAN0 Message Slot 0 Data 5
|
|
C0MSL0DT5.C0MSL0DT5_15 15
|
|
C0MSL0DT5.C0MSL0DT5_14 14
|
|
C0MSL0DT5.C0MSL0DT5_13 13
|
|
C0MSL0DT5.C0MSL0DT5_12 12
|
|
C0MSL0DT5.C0MSL0DT5_11 11
|
|
C0MSL0DT5.C0MSL0DT5_10 10
|
|
C0MSL0DT5.C0MSL0DT5_9 9
|
|
C0MSL0DT5.C0MSL0DT5_8 8
|
|
C0MSL0DT6 0x0080110C CAN0 Message Slot 0 Data 6
|
|
C0MSL0DT6.C0MSL0DT6_7 7
|
|
C0MSL0DT6.C0MSL0DT6_6 6
|
|
C0MSL0DT6.C0MSL0DT6_5 5
|
|
C0MSL0DT6.C0MSL0DT6_4 4
|
|
C0MSL0DT6.C0MSL0DT6_3 3
|
|
C0MSL0DT6.C0MSL0DT6_2 2
|
|
C0MSL0DT6.C0MSL0DT6_1 1
|
|
C0MSL0DT6.C0MSL0DT6_0 0
|
|
C0MSL0DT7 0x0080110D CAN0 Message Slot 0 Data 7
|
|
C0MSL0DT7.C0MSL0DT7_15 15
|
|
C0MSL0DT7.C0MSL0DT7_14 14
|
|
C0MSL0DT7.C0MSL0DT7_13 13
|
|
C0MSL0DT7.C0MSL0DT7_12 12
|
|
C0MSL0DT7.C0MSL0DT7_11 11
|
|
C0MSL0DT7.C0MSL0DT7_10 10
|
|
C0MSL0DT7.C0MSL0DT7_9 9
|
|
C0MSL0DT7.C0MSL0DT7_8 8
|
|
C0MSL0TSP 0x0080110E CAN0 Message Slot 0 Time Stamp
|
|
C0MSL0TSP.C0MSL0TSP_15 15
|
|
C0MSL0TSP.C0MSL0TSP_14 14
|
|
C0MSL0TSP.C0MSL0TSP_13 13
|
|
C0MSL0TSP.C0MSL0TSP_12 12
|
|
C0MSL0TSP.C0MSL0TSP_11 11
|
|
C0MSL0TSP.C0MSL0TSP_10 10
|
|
C0MSL0TSP.C0MSL0TSP_9 9
|
|
C0MSL0TSP.C0MSL0TSP_8 8
|
|
C0MSL0TSP.C0MSL0TSP_7 7
|
|
C0MSL0TSP.C0MSL0TSP_6 6
|
|
C0MSL0TSP.C0MSL0TSP_5 5
|
|
C0MSL0TSP.C0MSL0TSP_4 4
|
|
C0MSL0TSP.C0MSL0TSP_3 3
|
|
C0MSL0TSP.C0MSL0TSP_2 2
|
|
C0MSL0TSP.C0MSL0TSP_1 1
|
|
C0MSL0TSP.C0MSL0TSP_0 0
|
|
C0MSL1SID0 0x00801110 CAN0 Message Slot 1 Standard ID0
|
|
C0MSL1SID0.SID4 7 standard ID4
|
|
C0MSL1SID0.SID3 6 standard ID3
|
|
C0MSL1SID0.SID2 5 standard ID2
|
|
C0MSL1SID0.SID1 4 standard ID1
|
|
C0MSL1SID0.SID0 3 standard ID0
|
|
C0MSL1SID1 0x00801111 CAN0 Message Slot 1 Standard ID1
|
|
C0MSL1SID1.SID10 15 standard ID10
|
|
C0MSL1SID1.SID9 14 standard ID9
|
|
C0MSL1SID1.SID8 13 standard ID8
|
|
C0MSL1SID1.SID7 12 standard ID7
|
|
C0MSL1SID1.SID6 11 standard ID6
|
|
C0MSL1SID1.SID5 10 standard ID5
|
|
C0MSL1EID0 0x00801112 CAN0 Message Slot 1 Extended ID0
|
|
C0MSL1EID0.EID3 7 extended ID3
|
|
C0MSL1EID0.EID2 6 extended ID2
|
|
C0MSL1EID0.EID1 5 extended ID1
|
|
C0MSL1EID0.EID0 4 extended ID0
|
|
C0MSL1EID1 0x00801113 CAN0 Message Slot 1 Extended ID1
|
|
C0MSL1EID1.EID11 15 extended ID11
|
|
C0MSL1EID1.EID10 14 extended ID10
|
|
C0MSL1EID1.EID9 13 extended ID9
|
|
C0MSL1EID1.EID8 12 extended ID8
|
|
C0MSL1EID1.EID7 11 extended ID7
|
|
C0MSL1EID1.EID6 10 extended ID6
|
|
C0MSL1EID1.EID5 9 extended ID5
|
|
C0MSL1EID1.EID4 8 extended ID4
|
|
C0MSL1EID2 0x00801114 CAN0 Message Slot 1 Extended ID2
|
|
C0MSL1EID2.EID17 7 extended ID17
|
|
C0MSL1EID2.EID16 6 extended ID16
|
|
C0MSL1EID2.EID15 5 extended ID15
|
|
C0MSL1EID2.EID14 4 extended ID14
|
|
C0MSL1EID2.EID13 3 extended ID13
|
|
C0MSL1EID2.EID12 2 extended ID12
|
|
C0MSL1DLC 0x00801115 CAN0 Message Slot 1 Data Length Register
|
|
C0MSL1DLC.DLC3 15 Sets data length
|
|
C0MSL1DLC.DLC2 14 Sets data length
|
|
C0MSL1DLC.DLC1 13 Sets data length
|
|
C0MSL1DLC.DLC0 12 Sets data length
|
|
C0MSL1DT0 0x00801116 CAN0 Message Slot 1 Data 0
|
|
C0MSL1DT0.C0MSL1DT0_7 7
|
|
C0MSL1DT0.C0MSL1DT0_6 6
|
|
C0MSL1DT0.C0MSL1DT0_5 5
|
|
C0MSL1DT0.C0MSL1DT0_4 4
|
|
C0MSL1DT0.C0MSL1DT0_3 3
|
|
C0MSL1DT0.C0MSL1DT0_2 2
|
|
C0MSL1DT0.C0MSL1DT0_1 1
|
|
C0MSL1DT0.C0MSL1DT0_0 0
|
|
C0MSL1DT1 0x00801117 CAN0 Message Slot 1 Data 1
|
|
C0MSL1DT1.C0MSL1DT1_15 15
|
|
C0MSL1DT1.C0MSL1DT1_14 14
|
|
C0MSL1DT1.C0MSL1DT1_13 13
|
|
C0MSL1DT1.C0MSL1DT1_12 12
|
|
C0MSL1DT1.C0MSL1DT1_11 11
|
|
C0MSL1DT1.C0MSL1DT1_10 10
|
|
C0MSL1DT1.C0MSL1DT1_9 9
|
|
C0MSL1DT1.C0MSL1DT1_8 8
|
|
C0MSL1DT2 0x00801118 CAN0 Message Slot 1 Data 2
|
|
C0MSL1DT2.C0MSL1DT2_7 7
|
|
C0MSL1DT2.C0MSL1DT2_6 6
|
|
C0MSL1DT2.C0MSL1DT2_5 5
|
|
C0MSL1DT2.C0MSL1DT2_4 4
|
|
C0MSL1DT2.C0MSL1DT2_3 3
|
|
C0MSL1DT2.C0MSL1DT2_2 2
|
|
C0MSL1DT2.C0MSL1DT2_1 1
|
|
C0MSL1DT2.C0MSL1DT2_0 0
|
|
C0MSL1DT3 0x00801119 CAN0 Message Slot 1 Data 3
|
|
C0MSL1DT3.C0MSL1DT3_15 15
|
|
C0MSL1DT3.C0MSL1DT3_14 14
|
|
C0MSL1DT3.C0MSL1DT3_13 13
|
|
C0MSL1DT3.C0MSL1DT3_12 12
|
|
C0MSL1DT3.C0MSL1DT3_11 11
|
|
C0MSL1DT3.C0MSL1DT3_10 10
|
|
C0MSL1DT3.C0MSL1DT3_9 9
|
|
C0MSL1DT3.C0MSL1DT3_8 8
|
|
C0MSL1DT4 0x0080111A CAN0 Message Slot 1 Data 4
|
|
C0MSL1DT4.C0MSL1DT4_7 7
|
|
C0MSL1DT4.C0MSL1DT4_6 6
|
|
C0MSL1DT4.C0MSL1DT4_5 5
|
|
C0MSL1DT4.C0MSL1DT4_4 4
|
|
C0MSL1DT4.C0MSL1DT4_3 3
|
|
C0MSL1DT4.C0MSL1DT4_2 2
|
|
C0MSL1DT4.C0MSL1DT4_1 1
|
|
C0MSL1DT4.C0MSL1DT4_0 0
|
|
C0MSL1DT5 0x0080111B CAN0 Message Slot 1 Data 5
|
|
C0MSL1DT5.C0MSL1DT5_15 15
|
|
C0MSL1DT5.C0MSL1DT5_14 14
|
|
C0MSL1DT5.C0MSL1DT5_13 13
|
|
C0MSL1DT5.C0MSL1DT5_12 12
|
|
C0MSL1DT5.C0MSL1DT5_11 11
|
|
C0MSL1DT5.C0MSL1DT5_10 10
|
|
C0MSL1DT5.C0MSL1DT5_9 9
|
|
C0MSL1DT5.C0MSL1DT5_8 8
|
|
C0MSL1DT6 0x0080111C CAN0 Message Slot 1 Data 6
|
|
C0MSL1DT6.C0MSL1DT6_7 7
|
|
C0MSL1DT6.C0MSL1DT6_6 6
|
|
C0MSL1DT6.C0MSL1DT6_5 5
|
|
C0MSL1DT6.C0MSL1DT6_4 4
|
|
C0MSL1DT6.C0MSL1DT6_3 3
|
|
C0MSL1DT6.C0MSL1DT6_2 2
|
|
C0MSL1DT6.C0MSL1DT6_1 1
|
|
C0MSL1DT6.C0MSL1DT6_0 0
|
|
C0MSL1DT7 0x0080111D CAN0 Message Slot 1 Data 7
|
|
C0MSL1DT7.C0MSL1DT7_15 15
|
|
C0MSL1DT7.C0MSL1DT7_14 14
|
|
C0MSL1DT7.C0MSL1DT7_13 13
|
|
C0MSL1DT7.C0MSL1DT7_12 12
|
|
C0MSL1DT7.C0MSL1DT7_11 11
|
|
C0MSL1DT7.C0MSL1DT7_10 10
|
|
C0MSL1DT7.C0MSL1DT7_9 9
|
|
C0MSL1DT7.C0MSL1DT7_8 8
|
|
C0MSL1TSP 0x0080111E CAN0 Message Slot 1 Time Stamp
|
|
C0MSL1TSP.C0MSL1TSP_15 15
|
|
C0MSL1TSP.C0MSL1TSP_14 14
|
|
C0MSL1TSP.C0MSL1TSP_13 13
|
|
C0MSL1TSP.C0MSL1TSP_12 12
|
|
C0MSL1TSP.C0MSL1TSP_11 11
|
|
C0MSL1TSP.C0MSL1TSP_10 10
|
|
C0MSL1TSP.C0MSL1TSP_9 9
|
|
C0MSL1TSP.C0MSL1TSP_8 8
|
|
C0MSL1TSP.C0MSL1TSP_7 7
|
|
C0MSL1TSP.C0MSL1TSP_6 6
|
|
C0MSL1TSP.C0MSL1TSP_5 5
|
|
C0MSL1TSP.C0MSL1TSP_4 4
|
|
C0MSL1TSP.C0MSL1TSP_3 3
|
|
C0MSL1TSP.C0MSL1TSP_2 2
|
|
C0MSL1TSP.C0MSL1TSP_1 1
|
|
C0MSL1TSP.C0MSL1TSP_0 0
|
|
C0MSL2SID0 0x00801120 CAN0 Message Slot 2 Standard ID0
|
|
C0MSL2SID0.SID4 7 standard ID4
|
|
C0MSL2SID0.SID3 6 standard ID3
|
|
C0MSL2SID0.SID2 5 standard ID2
|
|
C0MSL2SID0.SID1 4 standard ID1
|
|
C0MSL2SID0.SID0 3 standard ID0
|
|
C0MSL2SID1 0x00801121 CAN0 Message Slot 2 Standard ID1
|
|
C0MSL2SID1.SID10 15 standard ID10
|
|
C0MSL2SID1.SID9 14 standard ID9
|
|
C0MSL2SID1.SID8 13 standard ID8
|
|
C0MSL2SID1.SID7 12 standard ID7
|
|
C0MSL2SID1.SID6 11 standard ID6
|
|
C0MSL2SID1.SID5 10 standard ID5
|
|
C0MSL2EID0 0x00801122 CAN0 Message Slot 2 Extended ID0
|
|
C0MSL2EID0.EID3 7 extended ID3
|
|
C0MSL2EID0.EID2 6 extended ID2
|
|
C0MSL2EID0.EID1 5 extended ID1
|
|
C0MSL2EID0.EID0 4 extended ID0
|
|
C0MSL2EID1 0x00801123 CAN0 Message Slot 2 Extended ID1
|
|
C0MSL2EID1.EID11 15 extended ID11
|
|
C0MSL2EID1.EID10 14 extended ID10
|
|
C0MSL2EID1.EID9 13 extended ID9
|
|
C0MSL2EID1.EID8 12 extended ID8
|
|
C0MSL2EID1.EID7 11 extended ID7
|
|
C0MSL2EID1.EID6 10 extended ID6
|
|
C0MSL2EID1.EID5 9 extended ID5
|
|
C0MSL2EID1.EID4 8 extended ID4
|
|
C0MSL2EID2 0x00801124 CAN0 Message Slot 2 Extended ID2
|
|
C0MSL2EID2.EID17 7 extended ID17
|
|
C0MSL2EID2.EID16 6 extended ID16
|
|
C0MSL2EID2.EID15 5 extended ID15
|
|
C0MSL2EID2.EID14 4 extended ID14
|
|
C0MSL2EID2.EID13 3 extended ID13
|
|
C0MSL2EID2.EID12 2 extended ID12
|
|
C0MSL2DLC 0x00801125 CAN0 Message Slot 2 Data Length Register
|
|
C0MSL2DLC.DLC3 15 Sets data length
|
|
C0MSL2DLC.DLC2 14 Sets data length
|
|
C0MSL2DLC.DLC1 13 Sets data length
|
|
C0MSL2DLC.DLC0 12 Sets data length
|
|
C0MSL2DT0 0x00801126 CAN0 Message Slot 2 Data 0
|
|
C0MSL2DT0.C0MSL2DT0_7 7
|
|
C0MSL2DT0.C0MSL2DT0_6 6
|
|
C0MSL2DT0.C0MSL2DT0_5 5
|
|
C0MSL2DT0.C0MSL2DT0_4 4
|
|
C0MSL2DT0.C0MSL2DT0_3 3
|
|
C0MSL2DT0.C0MSL2DT0_2 2
|
|
C0MSL2DT0.C0MSL2DT0_1 1
|
|
C0MSL2DT0.C0MSL2DT0_0 0
|
|
C0MSL2DT1 0x00801127 CAN0 Message Slot 2 Data 1
|
|
C0MSL2DT1.C0MSL2DT1_15 15
|
|
C0MSL2DT1.C0MSL2DT1_14 14
|
|
C0MSL2DT1.C0MSL2DT1_13 13
|
|
C0MSL2DT1.C0MSL2DT1_12 12
|
|
C0MSL2DT1.C0MSL2DT1_11 11
|
|
C0MSL2DT1.C0MSL2DT1_10 10
|
|
C0MSL2DT1.C0MSL2DT1_9 9
|
|
C0MSL2DT1.C0MSL2DT1_8 8
|
|
C0MSL2DT2 0x00801128 CAN0 Message Slot 2 Data 2
|
|
C0MSL2DT2.C0MSL2DT2_7 7
|
|
C0MSL2DT2.C0MSL2DT2_6 6
|
|
C0MSL2DT2.C0MSL2DT2_5 5
|
|
C0MSL2DT2.C0MSL2DT2_4 4
|
|
C0MSL2DT2.C0MSL2DT2_3 3
|
|
C0MSL2DT2.C0MSL2DT2_2 2
|
|
C0MSL2DT2.C0MSL2DT2_1 1
|
|
C0MSL2DT2.C0MSL2DT2_0 0
|
|
C0MSL2DT3 0x00801129 CAN0 Message Slot 2 Data 3
|
|
C0MSL2DT3.C0MSL2DT3_15 15
|
|
C0MSL2DT3.C0MSL2DT3_14 14
|
|
C0MSL2DT3.C0MSL2DT3_13 13
|
|
C0MSL2DT3.C0MSL2DT3_12 12
|
|
C0MSL2DT3.C0MSL2DT3_11 11
|
|
C0MSL2DT3.C0MSL2DT3_10 10
|
|
C0MSL2DT3.C0MSL2DT3_9 9
|
|
C0MSL2DT3.C0MSL2DT3_8 8
|
|
C0MSL2DT4 0x0080112A CAN0 Message Slot 2 Data 4
|
|
C0MSL2DT4.C0MSL2DT4_7 7
|
|
C0MSL2DT4.C0MSL2DT4_6 6
|
|
C0MSL2DT4.C0MSL2DT4_5 5
|
|
C0MSL2DT4.C0MSL2DT4_4 4
|
|
C0MSL2DT4.C0MSL2DT4_3 3
|
|
C0MSL2DT4.C0MSL2DT4_2 2
|
|
C0MSL2DT4.C0MSL2DT4_1 1
|
|
C0MSL2DT4.C0MSL2DT4_0 0
|
|
C0MSL2DT5 0x0080112B CAN0 Message Slot 2 Data 5
|
|
C0MSL2DT5.C0MSL2DT5_15 15
|
|
C0MSL2DT5.C0MSL2DT5_14 14
|
|
C0MSL2DT5.C0MSL2DT5_13 13
|
|
C0MSL2DT5.C0MSL2DT5_12 12
|
|
C0MSL2DT5.C0MSL2DT5_11 11
|
|
C0MSL2DT5.C0MSL2DT5_10 10
|
|
C0MSL2DT5.C0MSL2DT5_9 9
|
|
C0MSL2DT5.C0MSL2DT5_8 8
|
|
C0MSL2DT6 0x0080112C CAN0 Message Slot 2 Data 6
|
|
C0MSL2DT6.C0MSL2DT6_7 7
|
|
C0MSL2DT6.C0MSL2DT6_6 6
|
|
C0MSL2DT6.C0MSL2DT6_5 5
|
|
C0MSL2DT6.C0MSL2DT6_4 4
|
|
C0MSL2DT6.C0MSL2DT6_3 3
|
|
C0MSL2DT6.C0MSL2DT6_2 2
|
|
C0MSL2DT6.C0MSL2DT6_1 1
|
|
C0MSL2DT6.C0MSL2DT6_0 0
|
|
C0MSL2DT7 0x0080112D CAN0 Message Slot 2 Data 7
|
|
C0MSL2DT7.C0MSL2DT7_15 15
|
|
C0MSL2DT7.C0MSL2DT7_14 14
|
|
C0MSL2DT7.C0MSL2DT7_13 13
|
|
C0MSL2DT7.C0MSL2DT7_12 12
|
|
C0MSL2DT7.C0MSL2DT7_11 11
|
|
C0MSL2DT7.C0MSL2DT7_10 10
|
|
C0MSL2DT7.C0MSL2DT7_9 9
|
|
C0MSL2DT7.C0MSL2DT7_8 8
|
|
C0MSL2TSP 0x0080112E CAN0 Message Slot 2 Time Stamp
|
|
C0MSL2TSP.C0MSL2TSP_15 15
|
|
C0MSL2TSP.C0MSL2TSP_14 14
|
|
C0MSL2TSP.C0MSL2TSP_13 13
|
|
C0MSL2TSP.C0MSL2TSP_12 12
|
|
C0MSL2TSP.C0MSL2TSP_11 11
|
|
C0MSL2TSP.C0MSL2TSP_10 10
|
|
C0MSL2TSP.C0MSL2TSP_9 9
|
|
C0MSL2TSP.C0MSL2TSP_8 8
|
|
C0MSL2TSP.C0MSL2TSP_7 7
|
|
C0MSL2TSP.C0MSL2TSP_6 6
|
|
C0MSL2TSP.C0MSL2TSP_5 5
|
|
C0MSL2TSP.C0MSL2TSP_4 4
|
|
C0MSL2TSP.C0MSL2TSP_3 3
|
|
C0MSL2TSP.C0MSL2TSP_2 2
|
|
C0MSL2TSP.C0MSL2TSP_1 1
|
|
C0MSL2TSP.C0MSL2TSP_0 0
|
|
C0MSL3SID0 0x00801130 CAN0 Message Slot 3 Standard ID0
|
|
C0MSL3SID0.SID4 7 standard ID4
|
|
C0MSL3SID0.SID3 6 standard ID3
|
|
C0MSL3SID0.SID2 5 standard ID2
|
|
C0MSL3SID0.SID1 4 standard ID1
|
|
C0MSL3SID0.SID0 3 standard ID0
|
|
C0MSL3SID1 0x00801131 CAN0 Message Slot 3 Standard ID1
|
|
C0MSL3SID1.SID10 15 standard ID10
|
|
C0MSL3SID1.SID9 14 standard ID9
|
|
C0MSL3SID1.SID8 13 standard ID8
|
|
C0MSL3SID1.SID7 12 standard ID7
|
|
C0MSL3SID1.SID6 11 standard ID6
|
|
C0MSL3SID1.SID5 10 standard ID5
|
|
C0MSL3EID0 0x00801132 CAN0 Message Slot 3 Extended ID0
|
|
C0MSL3EID0.EID3 7 extended ID3
|
|
C0MSL3EID0.EID2 6 extended ID2
|
|
C0MSL3EID0.EID1 5 extended ID1
|
|
C0MSL3EID0.EID0 4 extended ID0
|
|
C0MSL3EID1 0x00801133 CAN0 Message Slot 3 Extended ID1
|
|
C0MSL3EID1.EID11 15 extended ID11
|
|
C0MSL3EID1.EID10 14 extended ID10
|
|
C0MSL3EID1.EID9 13 extended ID9
|
|
C0MSL3EID1.EID8 12 extended ID8
|
|
C0MSL3EID1.EID7 11 extended ID7
|
|
C0MSL3EID1.EID6 10 extended ID6
|
|
C0MSL3EID1.EID5 9 extended ID5
|
|
C0MSL3EID1.EID4 8 extended ID4
|
|
C0MSL3EID2 0x00801134 CAN0 Message Slot 3 Extended ID2
|
|
C0MSL3EID2.EID17 7 extended ID17
|
|
C0MSL3EID2.EID16 6 extended ID16
|
|
C0MSL3EID2.EID15 5 extended ID15
|
|
C0MSL3EID2.EID14 4 extended ID14
|
|
C0MSL3EID2.EID13 3 extended ID13
|
|
C0MSL3EID2.EID12 2 extended ID12
|
|
C0MSL3DLC 0x00801135 CAN0 Message Slot 3 Data Length Register
|
|
C0MSL3DLC.DLC3 15 Sets data length
|
|
C0MSL3DLC.DLC2 14 Sets data length
|
|
C0MSL3DLC.DLC1 13 Sets data length
|
|
C0MSL3DLC.DLC0 12 Sets data length
|
|
C0MSL3DT0 0x00801136 CAN0 Message Slot 3 Data 0
|
|
C0MSL3DT0.C0MSL3DT0_7 7
|
|
C0MSL3DT0.C0MSL3DT0_6 6
|
|
C0MSL3DT0.C0MSL3DT0_5 5
|
|
C0MSL3DT0.C0MSL3DT0_4 4
|
|
C0MSL3DT0.C0MSL3DT0_3 3
|
|
C0MSL3DT0.C0MSL3DT0_2 2
|
|
C0MSL3DT0.C0MSL3DT0_1 1
|
|
C0MSL3DT0.C0MSL3DT0_0 0
|
|
C0MSL3DT1 0x00801137 CAN0 Message Slot 3 Data 1
|
|
C0MSL3DT1.C0MSL3DT1_15 15
|
|
C0MSL3DT1.C0MSL3DT1_14 14
|
|
C0MSL3DT1.C0MSL3DT1_13 13
|
|
C0MSL3DT1.C0MSL3DT1_12 12
|
|
C0MSL3DT1.C0MSL3DT1_11 11
|
|
C0MSL3DT1.C0MSL3DT1_10 10
|
|
C0MSL3DT1.C0MSL3DT1_9 9
|
|
C0MSL3DT1.C0MSL3DT1_8 8
|
|
C0MSL3DT2 0x00801138 CAN0 Message Slot 3 Data 2
|
|
C0MSL3DT2.C0MSL3DT2_7 7
|
|
C0MSL3DT2.C0MSL3DT2_6 6
|
|
C0MSL3DT2.C0MSL3DT2_5 5
|
|
C0MSL3DT2.C0MSL3DT2_4 4
|
|
C0MSL3DT2.C0MSL3DT2_3 3
|
|
C0MSL3DT2.C0MSL3DT2_2 2
|
|
C0MSL3DT2.C0MSL3DT2_1 1
|
|
C0MSL3DT2.C0MSL3DT2_0 0
|
|
C0MSL3DT3 0x00801139 CAN0 Message Slot 3 Data 3
|
|
C0MSL3DT3.C0MSL3DT3_15 15
|
|
C0MSL3DT3.C0MSL3DT3_14 14
|
|
C0MSL3DT3.C0MSL3DT3_13 13
|
|
C0MSL3DT3.C0MSL3DT3_12 12
|
|
C0MSL3DT3.C0MSL3DT3_11 11
|
|
C0MSL3DT3.C0MSL3DT3_10 10
|
|
C0MSL3DT3.C0MSL3DT3_9 9
|
|
C0MSL3DT3.C0MSL3DT3_8 8
|
|
C0MSL3DT4 0x0080113A CAN0 Message Slot 3 Data 4
|
|
C0MSL3DT4.C0MSL3DT4_7 7
|
|
C0MSL3DT4.C0MSL3DT4_6 6
|
|
C0MSL3DT4.C0MSL3DT4_5 5
|
|
C0MSL3DT4.C0MSL3DT4_4 4
|
|
C0MSL3DT4.C0MSL3DT4_3 3
|
|
C0MSL3DT4.C0MSL3DT4_2 2
|
|
C0MSL3DT4.C0MSL3DT4_1 1
|
|
C0MSL3DT4.C0MSL3DT4_0 0
|
|
C0MSL3DT5 0x0080113B CAN0 Message Slot 3 Data 5
|
|
C0MSL3DT5.C0MSL3DT5_15 15
|
|
C0MSL3DT5.C0MSL3DT5_14 14
|
|
C0MSL3DT5.C0MSL3DT5_13 13
|
|
C0MSL3DT5.C0MSL3DT5_12 12
|
|
C0MSL3DT5.C0MSL3DT5_11 11
|
|
C0MSL3DT5.C0MSL3DT5_10 10
|
|
C0MSL3DT5.C0MSL3DT5_9 9
|
|
C0MSL3DT5.C0MSL3DT5_8 8
|
|
C0MSL3DT6 0x0080113C CAN0 Message Slot 3 Data 6
|
|
C0MSL3DT6.C0MSL3DT6_7 7
|
|
C0MSL3DT6.C0MSL3DT6_6 6
|
|
C0MSL3DT6.C0MSL3DT6_5 5
|
|
C0MSL3DT6.C0MSL3DT6_4 4
|
|
C0MSL3DT6.C0MSL3DT6_3 3
|
|
C0MSL3DT6.C0MSL3DT6_2 2
|
|
C0MSL3DT6.C0MSL3DT6_1 1
|
|
C0MSL3DT6.C0MSL3DT6_0 0
|
|
C0MSL3DT7 0x0080113D CAN0 Message Slot 3 Data 7
|
|
C0MSL3DT7.C0MSL3DT7_15 15
|
|
C0MSL3DT7.C0MSL3DT7_14 14
|
|
C0MSL3DT7.C0MSL3DT7_13 13
|
|
C0MSL3DT7.C0MSL3DT7_12 12
|
|
C0MSL3DT7.C0MSL3DT7_11 11
|
|
C0MSL3DT7.C0MSL3DT7_10 10
|
|
C0MSL3DT7.C0MSL3DT7_9 9
|
|
C0MSL3DT7.C0MSL3DT7_8 8
|
|
C0MSL3TSP 0x0080113E CAN0 Message Slot 3 Time Stamp
|
|
C0MSL3TSP.C0MSL3TSP_15 15
|
|
C0MSL3TSP.C0MSL3TSP_14 14
|
|
C0MSL3TSP.C0MSL3TSP_13 13
|
|
C0MSL3TSP.C0MSL3TSP_12 12
|
|
C0MSL3TSP.C0MSL3TSP_11 11
|
|
C0MSL3TSP.C0MSL3TSP_10 10
|
|
C0MSL3TSP.C0MSL3TSP_9 9
|
|
C0MSL3TSP.C0MSL3TSP_8 8
|
|
C0MSL3TSP.C0MSL3TSP_7 7
|
|
C0MSL3TSP.C0MSL3TSP_6 6
|
|
C0MSL3TSP.C0MSL3TSP_5 5
|
|
C0MSL3TSP.C0MSL3TSP_4 4
|
|
C0MSL3TSP.C0MSL3TSP_3 3
|
|
C0MSL3TSP.C0MSL3TSP_2 2
|
|
C0MSL3TSP.C0MSL3TSP_1 1
|
|
C0MSL3TSP.C0MSL3TSP_0 0
|
|
C0MSL4SID0 0x00801140 CAN0 Message Slot 4 Standard ID0
|
|
C0MSL4SID0.SID4 7 standard ID4
|
|
C0MSL4SID0.SID3 6 standard ID3
|
|
C0MSL4SID0.SID2 5 standard ID2
|
|
C0MSL4SID0.SID1 4 standard ID1
|
|
C0MSL4SID0.SID0 3 standard ID0
|
|
C0MSL4SID1 0x00801141 CAN0 Message Slot 4 Standard ID1
|
|
C0MSL4SID1.SID10 15 standard ID10
|
|
C0MSL4SID1.SID9 14 standard ID9
|
|
C0MSL4SID1.SID8 13 standard ID8
|
|
C0MSL4SID1.SID7 12 standard ID7
|
|
C0MSL4SID1.SID6 11 standard ID6
|
|
C0MSL4SID1.SID5 10 standard ID5
|
|
C0MSL4EID0 0x00801142 CAN0 Message Slot 4 Extended ID0
|
|
C0MSL4EID0.EID3 7 extended ID3
|
|
C0MSL4EID0.EID2 6 extended ID2
|
|
C0MSL4EID0.EID1 5 extended ID1
|
|
C0MSL4EID0.EID0 4 extended ID0
|
|
C0MSL4EID1 0x00801143 CAN0 Message Slot 4 Extended ID1
|
|
C0MSL4EID1.EID11 15 extended ID11
|
|
C0MSL4EID1.EID10 14 extended ID10
|
|
C0MSL4EID1.EID9 13 extended ID9
|
|
C0MSL4EID1.EID8 12 extended ID8
|
|
C0MSL4EID1.EID7 11 extended ID7
|
|
C0MSL4EID1.EID6 10 extended ID6
|
|
C0MSL4EID1.EID5 9 extended ID5
|
|
C0MSL4EID1.EID4 8 extended ID4
|
|
C0MSL4EID2 0x00801144 CAN0 Message Slot 4 Extended ID2
|
|
C0MSL4EID2.EID17 7 extended ID17
|
|
C0MSL4EID2.EID16 6 extended ID16
|
|
C0MSL4EID2.EID15 5 extended ID15
|
|
C0MSL4EID2.EID14 4 extended ID14
|
|
C0MSL4EID2.EID13 3 extended ID13
|
|
C0MSL4EID2.EID12 2 extended ID12
|
|
C0MSL4DLC 0x00801145 CAN0 Message Slot 4 Data Length Register
|
|
C0MSL4DLC.DLC3 15 Sets data length
|
|
C0MSL4DLC.DLC2 14 Sets data length
|
|
C0MSL4DLC.DLC1 13 Sets data length
|
|
C0MSL4DLC.DLC0 12 Sets data length
|
|
C0MSL4DT0 0x00801146 CAN0 Message Slot 4 Data 0
|
|
C0MSL4DT0.C0MSL4DT0_7 7
|
|
C0MSL4DT0.C0MSL4DT0_6 6
|
|
C0MSL4DT0.C0MSL4DT0_5 5
|
|
C0MSL4DT0.C0MSL4DT0_4 4
|
|
C0MSL4DT0.C0MSL4DT0_3 3
|
|
C0MSL4DT0.C0MSL4DT0_2 2
|
|
C0MSL4DT0.C0MSL4DT0_1 1
|
|
C0MSL4DT0.C0MSL4DT0_0 0
|
|
C0MSL4DT1 0x00801147 CAN0 Message Slot 4 Data 1
|
|
C0MSL4DT1.C0MSL4DT1_15 15
|
|
C0MSL4DT1.C0MSL4DT1_14 14
|
|
C0MSL4DT1.C0MSL4DT1_13 13
|
|
C0MSL4DT1.C0MSL4DT1_12 12
|
|
C0MSL4DT1.C0MSL4DT1_11 11
|
|
C0MSL4DT1.C0MSL4DT1_10 10
|
|
C0MSL4DT1.C0MSL4DT1_9 9
|
|
C0MSL4DT1.C0MSL4DT1_8 8
|
|
C0MSL4DT2 0x00801148 CAN0 Message Slot 4 Data 2
|
|
C0MSL4DT2.C0MSL4DT2_7 7
|
|
C0MSL4DT2.C0MSL4DT2_6 6
|
|
C0MSL4DT2.C0MSL4DT2_5 5
|
|
C0MSL4DT2.C0MSL4DT2_4 4
|
|
C0MSL4DT2.C0MSL4DT2_3 3
|
|
C0MSL4DT2.C0MSL4DT2_2 2
|
|
C0MSL4DT2.C0MSL4DT2_1 1
|
|
C0MSL4DT2.C0MSL4DT2_0 0
|
|
C0MSL4DT3 0x00801149 CAN0 Message Slot 4 Data 3
|
|
C0MSL4DT3.C0MSL4DT3_15 15
|
|
C0MSL4DT3.C0MSL4DT3_14 14
|
|
C0MSL4DT3.C0MSL4DT3_13 13
|
|
C0MSL4DT3.C0MSL4DT3_12 12
|
|
C0MSL4DT3.C0MSL4DT3_11 11
|
|
C0MSL4DT3.C0MSL4DT3_10 10
|
|
C0MSL4DT3.C0MSL4DT3_9 9
|
|
C0MSL4DT3.C0MSL4DT3_8 8
|
|
C0MSL4DT4 0x0080114A CAN0 Message Slot 4 Data 4
|
|
C0MSL4DT4.C0MSL4DT4_7 7
|
|
C0MSL4DT4.C0MSL4DT4_6 6
|
|
C0MSL4DT4.C0MSL4DT4_5 5
|
|
C0MSL4DT4.C0MSL4DT4_4 4
|
|
C0MSL4DT4.C0MSL4DT4_3 3
|
|
C0MSL4DT4.C0MSL4DT4_2 2
|
|
C0MSL4DT4.C0MSL4DT4_1 1
|
|
C0MSL4DT4.C0MSL4DT4_0 0
|
|
C0MSL4DT5 0x0080114B CAN0 Message Slot 4 Data 5
|
|
C0MSL4DT5.C0MSL4DT5_15 15
|
|
C0MSL4DT5.C0MSL4DT5_14 14
|
|
C0MSL4DT5.C0MSL4DT5_13 13
|
|
C0MSL4DT5.C0MSL4DT5_12 12
|
|
C0MSL4DT5.C0MSL4DT5_11 11
|
|
C0MSL4DT5.C0MSL4DT5_10 10
|
|
C0MSL4DT5.C0MSL4DT5_9 9
|
|
C0MSL4DT5.C0MSL4DT5_8 8
|
|
C0MSL4DT6 0x0080114C CAN0 Message Slot 4 Data 6
|
|
C0MSL4DT6.C0MSL4DT6_7 7
|
|
C0MSL4DT6.C0MSL4DT6_6 6
|
|
C0MSL4DT6.C0MSL4DT6_5 5
|
|
C0MSL4DT6.C0MSL4DT6_4 4
|
|
C0MSL4DT6.C0MSL4DT6_3 3
|
|
C0MSL4DT6.C0MSL4DT6_2 2
|
|
C0MSL4DT6.C0MSL4DT6_1 1
|
|
C0MSL4DT6.C0MSL4DT6_0 0
|
|
C0MSL4DT7 0x0080114D CAN0 Message Slot 4 Data 7
|
|
C0MSL4DT7.C0MSL4DT7_15 15
|
|
C0MSL4DT7.C0MSL4DT7_14 14
|
|
C0MSL4DT7.C0MSL4DT7_13 13
|
|
C0MSL4DT7.C0MSL4DT7_12 12
|
|
C0MSL4DT7.C0MSL4DT7_11 11
|
|
C0MSL4DT7.C0MSL4DT7_10 10
|
|
C0MSL4DT7.C0MSL4DT7_9 9
|
|
C0MSL4DT7.C0MSL4DT7_8 8
|
|
C0MSL4TSP 0x0080114E CAN0 Message Slot 4 Time Stamp
|
|
C0MSL4TSP.C0MSL4TSP_15 15
|
|
C0MSL4TSP.C0MSL4TSP_14 14
|
|
C0MSL4TSP.C0MSL4TSP_13 13
|
|
C0MSL4TSP.C0MSL4TSP_12 12
|
|
C0MSL4TSP.C0MSL4TSP_11 11
|
|
C0MSL4TSP.C0MSL4TSP_10 10
|
|
C0MSL4TSP.C0MSL4TSP_9 9
|
|
C0MSL4TSP.C0MSL4TSP_8 8
|
|
C0MSL4TSP.C0MSL4TSP_7 7
|
|
C0MSL4TSP.C0MSL4TSP_6 6
|
|
C0MSL4TSP.C0MSL4TSP_5 5
|
|
C0MSL4TSP.C0MSL4TSP_4 4
|
|
C0MSL4TSP.C0MSL4TSP_3 3
|
|
C0MSL4TSP.C0MSL4TSP_2 2
|
|
C0MSL4TSP.C0MSL4TSP_1 1
|
|
C0MSL4TSP.C0MSL4TSP_0 0
|
|
C0MSL5SID0 0x00801150 CAN0 Message Slot 5 Standard ID0
|
|
C0MSL5SID0.SID4 7 standard ID4
|
|
C0MSL5SID0.SID3 6 standard ID3
|
|
C0MSL5SID0.SID2 5 standard ID2
|
|
C0MSL5SID0.SID1 4 standard ID1
|
|
C0MSL5SID0.SID0 3 standard ID0
|
|
C0MSL5SID1 0x00801151 CAN0 Message Slot 5 Standard ID1
|
|
C0MSL5SID1.SID10 15 standard ID10
|
|
C0MSL5SID1.SID9 14 standard ID9
|
|
C0MSL5SID1.SID8 13 standard ID8
|
|
C0MSL5SID1.SID7 12 standard ID7
|
|
C0MSL5SID1.SID6 11 standard ID6
|
|
C0MSL5SID1.SID5 10 standard ID5
|
|
C0MSL5EID0 0x00801152 CAN0 Message Slot 5 Extended ID0
|
|
C0MSL5EID0.EID3 7 extended ID3
|
|
C0MSL5EID0.EID2 6 extended ID2
|
|
C0MSL5EID0.EID1 5 extended ID1
|
|
C0MSL5EID0.EID0 4 extended ID0
|
|
C0MSL5EID1 0x00801153 CAN0 Message Slot 5 Extended ID1
|
|
C0MSL5EID1.EID11 15 extended ID11
|
|
C0MSL5EID1.EID10 14 extended ID10
|
|
C0MSL5EID1.EID9 13 extended ID9
|
|
C0MSL5EID1.EID8 12 extended ID8
|
|
C0MSL5EID1.EID7 11 extended ID7
|
|
C0MSL5EID1.EID6 10 extended ID6
|
|
C0MSL5EID1.EID5 9 extended ID5
|
|
C0MSL5EID1.EID4 8 extended ID4
|
|
C0MSL5EID2 0x00801154 CAN0 Message Slot 5 Extended ID2
|
|
C0MSL5EID2.EID17 7 extended ID17
|
|
C0MSL5EID2.EID16 6 extended ID16
|
|
C0MSL5EID2.EID15 5 extended ID15
|
|
C0MSL5EID2.EID14 4 extended ID14
|
|
C0MSL5EID2.EID13 3 extended ID13
|
|
C0MSL5EID2.EID12 2 extended ID12
|
|
C0MSL5DLC 0x00801155 CAN0 Message Slot 5 Data Length Register
|
|
C0MSL5DLC.DLC3 15 Sets data length
|
|
C0MSL5DLC.DLC2 14 Sets data length
|
|
C0MSL5DLC.DLC1 13 Sets data length
|
|
C0MSL5DLC.DLC0 12 Sets data length
|
|
C0MSL5DT0 0x00801156 CAN0 Message Slot 5 Data 0
|
|
C0MSL5DT0.C0MSL5DT0_7 7
|
|
C0MSL5DT0.C0MSL5DT0_6 6
|
|
C0MSL5DT0.C0MSL5DT0_5 5
|
|
C0MSL5DT0.C0MSL5DT0_4 4
|
|
C0MSL5DT0.C0MSL5DT0_3 3
|
|
C0MSL5DT0.C0MSL5DT0_2 2
|
|
C0MSL5DT0.C0MSL5DT0_1 1
|
|
C0MSL5DT0.C0MSL5DT0_0 0
|
|
C0MSL5DT1 0x00801157 CAN0 Message Slot 5 Data 1
|
|
C0MSL5DT1.C0MSL5DT1_15 15
|
|
C0MSL5DT1.C0MSL5DT1_14 14
|
|
C0MSL5DT1.C0MSL5DT1_13 13
|
|
C0MSL5DT1.C0MSL5DT1_12 12
|
|
C0MSL5DT1.C0MSL5DT1_11 11
|
|
C0MSL5DT1.C0MSL5DT1_10 10
|
|
C0MSL5DT1.C0MSL5DT1_9 9
|
|
C0MSL5DT1.C0MSL5DT1_8 8
|
|
C0MSL5DT2 0x00801158 CAN0 Message Slot 5 Data 2
|
|
C0MSL5DT2.C0MSL5DT2_7 7
|
|
C0MSL5DT2.C0MSL5DT2_6 6
|
|
C0MSL5DT2.C0MSL5DT2_5 5
|
|
C0MSL5DT2.C0MSL5DT2_4 4
|
|
C0MSL5DT2.C0MSL5DT2_3 3
|
|
C0MSL5DT2.C0MSL5DT2_2 2
|
|
C0MSL5DT2.C0MSL5DT2_1 1
|
|
C0MSL5DT2.C0MSL5DT2_0 0
|
|
C0MSL5DT3 0x00801159 CAN0 Message Slot 5 Data 3
|
|
C0MSL5DT3.C0MSL5DT3_15 15
|
|
C0MSL5DT3.C0MSL5DT3_14 14
|
|
C0MSL5DT3.C0MSL5DT3_13 13
|
|
C0MSL5DT3.C0MSL5DT3_12 12
|
|
C0MSL5DT3.C0MSL5DT3_11 11
|
|
C0MSL5DT3.C0MSL5DT3_10 10
|
|
C0MSL5DT3.C0MSL5DT3_9 9
|
|
C0MSL5DT3.C0MSL5DT3_8 8
|
|
C0MSL5DT4 0x0080115A CAN0 Message Slot 5 Data 4
|
|
C0MSL5DT4.C0MSL5DT4_7 7
|
|
C0MSL5DT4.C0MSL5DT4_6 6
|
|
C0MSL5DT4.C0MSL5DT4_5 5
|
|
C0MSL5DT4.C0MSL5DT4_4 4
|
|
C0MSL5DT4.C0MSL5DT4_3 3
|
|
C0MSL5DT4.C0MSL5DT4_2 2
|
|
C0MSL5DT4.C0MSL5DT4_1 1
|
|
C0MSL5DT4.C0MSL5DT4_0 0
|
|
C0MSL5DT5 0x0080115B CAN0 Message Slot 5 Data 5
|
|
C0MSL5DT5.C0MSL5DT5_15 15
|
|
C0MSL5DT5.C0MSL5DT5_14 14
|
|
C0MSL5DT5.C0MSL5DT5_13 13
|
|
C0MSL5DT5.C0MSL5DT5_12 12
|
|
C0MSL5DT5.C0MSL5DT5_11 11
|
|
C0MSL5DT5.C0MSL5DT5_10 10
|
|
C0MSL5DT5.C0MSL5DT5_9 9
|
|
C0MSL5DT5.C0MSL5DT5_8 8
|
|
C0MSL5DT6 0x0080115C CAN0 Message Slot 5 Data 6
|
|
C0MSL5DT6.C0MSL5DT6_7 7
|
|
C0MSL5DT6.C0MSL5DT6_6 6
|
|
C0MSL5DT6.C0MSL5DT6_5 5
|
|
C0MSL5DT6.C0MSL5DT6_4 4
|
|
C0MSL5DT6.C0MSL5DT6_3 3
|
|
C0MSL5DT6.C0MSL5DT6_2 2
|
|
C0MSL5DT6.C0MSL5DT6_1 1
|
|
C0MSL5DT6.C0MSL5DT6_0 0
|
|
C0MSL5DT7 0x0080115D CAN0 Message Slot 5 Data 7
|
|
C0MSL5DT7.C0MSL5DT7_15 15
|
|
C0MSL5DT7.C0MSL5DT7_14 14
|
|
C0MSL5DT7.C0MSL5DT7_13 13
|
|
C0MSL5DT7.C0MSL5DT7_12 12
|
|
C0MSL5DT7.C0MSL5DT7_11 11
|
|
C0MSL5DT7.C0MSL5DT7_10 10
|
|
C0MSL5DT7.C0MSL5DT7_9 9
|
|
C0MSL5DT7.C0MSL5DT7_8 8
|
|
C0MSL5TSP 0x0080115E CAN0 Message Slot 5 Time Stamp
|
|
C0MSL5TSP.C0MSL5TSP_15 15
|
|
C0MSL5TSP.C0MSL5TSP_14 14
|
|
C0MSL5TSP.C0MSL5TSP_13 13
|
|
C0MSL5TSP.C0MSL5TSP_12 12
|
|
C0MSL5TSP.C0MSL5TSP_11 11
|
|
C0MSL5TSP.C0MSL5TSP_10 10
|
|
C0MSL5TSP.C0MSL5TSP_9 9
|
|
C0MSL5TSP.C0MSL5TSP_8 8
|
|
C0MSL5TSP.C0MSL5TSP_7 7
|
|
C0MSL5TSP.C0MSL5TSP_6 6
|
|
C0MSL5TSP.C0MSL5TSP_5 5
|
|
C0MSL5TSP.C0MSL5TSP_4 4
|
|
C0MSL5TSP.C0MSL5TSP_3 3
|
|
C0MSL5TSP.C0MSL5TSP_2 2
|
|
C0MSL5TSP.C0MSL5TSP_1 1
|
|
C0MSL5TSP.C0MSL5TSP_0 0
|
|
C0MSL6SID0 0x00801160 CAN0 Message Slot 6 Standard ID0
|
|
C0MSL6SID0.SID4 7 standard ID4
|
|
C0MSL6SID0.SID3 6 standard ID3
|
|
C0MSL6SID0.SID2 5 standard ID2
|
|
C0MSL6SID0.SID1 4 standard ID1
|
|
C0MSL6SID0.SID0 3 standard ID0
|
|
C0MSL6SID1 0x00801161 CAN0 Message Slot 6 Standard ID1
|
|
C0MSL6SID1.SID10 15 standard ID10
|
|
C0MSL6SID1.SID9 14 standard ID9
|
|
C0MSL6SID1.SID8 13 standard ID8
|
|
C0MSL6SID1.SID7 12 standard ID7
|
|
C0MSL6SID1.SID6 11 standard ID6
|
|
C0MSL6SID1.SID5 10 standard ID5
|
|
C0MSL6EID0 0x00801162 CAN0 Message Slot 6 Extended ID0
|
|
C0MSL6EID0.EID3 7 extended ID3
|
|
C0MSL6EID0.EID2 6 extended ID2
|
|
C0MSL6EID0.EID1 5 extended ID1
|
|
C0MSL6EID0.EID0 4 extended ID0
|
|
C0MSL6EID1 0x00801163 CAN0 Message Slot 6 Extended ID1
|
|
C0MSL6EID1.EID11 15 extended ID11
|
|
C0MSL6EID1.EID10 14 extended ID10
|
|
C0MSL6EID1.EID9 13 extended ID9
|
|
C0MSL6EID1.EID8 12 extended ID8
|
|
C0MSL6EID1.EID7 11 extended ID7
|
|
C0MSL6EID1.EID6 10 extended ID6
|
|
C0MSL6EID1.EID5 9 extended ID5
|
|
C0MSL6EID1.EID4 8 extended ID4
|
|
C0MSL6EID2 0x00801164 CAN0 Message Slot 6 Extended ID2
|
|
C0MSL6EID2.EID17 7 extended ID17
|
|
C0MSL6EID2.EID16 6 extended ID16
|
|
C0MSL6EID2.EID15 5 extended ID15
|
|
C0MSL6EID2.EID14 4 extended ID14
|
|
C0MSL6EID2.EID13 3 extended ID13
|
|
C0MSL6EID2.EID12 2 extended ID12
|
|
C0MSL6DLC 0x00801165 CAN0 Message Slot 6 Data Length Register
|
|
C0MSL6DLC.DLC3 15 Sets data length
|
|
C0MSL6DLC.DLC2 14 Sets data length
|
|
C0MSL6DLC.DLC1 13 Sets data length
|
|
C0MSL6DLC.DLC0 12 Sets data length
|
|
C0MSL6DT0 0x00801166 CAN0 Message Slot 6 Data 0
|
|
C0MSL6DT0.C0MSL6DT0_7 7
|
|
C0MSL6DT0.C0MSL6DT0_6 6
|
|
C0MSL6DT0.C0MSL6DT0_5 5
|
|
C0MSL6DT0.C0MSL6DT0_4 4
|
|
C0MSL6DT0.C0MSL6DT0_3 3
|
|
C0MSL6DT0.C0MSL6DT0_2 2
|
|
C0MSL6DT0.C0MSL6DT0_1 1
|
|
C0MSL6DT0.C0MSL6DT0_0 0
|
|
C0MSL6DT1 0x00801167 CAN0 Message Slot 6 Data 1
|
|
C0MSL6DT1.C0MSL6DT1_15 15
|
|
C0MSL6DT1.C0MSL6DT1_14 14
|
|
C0MSL6DT1.C0MSL6DT1_13 13
|
|
C0MSL6DT1.C0MSL6DT1_12 12
|
|
C0MSL6DT1.C0MSL6DT1_11 11
|
|
C0MSL6DT1.C0MSL6DT1_10 10
|
|
C0MSL6DT1.C0MSL6DT1_9 9
|
|
C0MSL6DT1.C0MSL6DT1_8 8
|
|
C0MSL6DT2 0x00801168 CAN0 Message Slot 6 Data 2
|
|
C0MSL6DT2.C0MSL6DT2_7 7
|
|
C0MSL6DT2.C0MSL6DT2_6 6
|
|
C0MSL6DT2.C0MSL6DT2_5 5
|
|
C0MSL6DT2.C0MSL6DT2_4 4
|
|
C0MSL6DT2.C0MSL6DT2_3 3
|
|
C0MSL6DT2.C0MSL6DT2_2 2
|
|
C0MSL6DT2.C0MSL6DT2_1 1
|
|
C0MSL6DT2.C0MSL6DT2_0 0
|
|
C0MSL6DT3 0x00801169 CAN0 Message Slot 6 Data 3
|
|
C0MSL6DT3.C0MSL6DT3_15 15
|
|
C0MSL6DT3.C0MSL6DT3_14 14
|
|
C0MSL6DT3.C0MSL6DT3_13 13
|
|
C0MSL6DT3.C0MSL6DT3_12 12
|
|
C0MSL6DT3.C0MSL6DT3_11 11
|
|
C0MSL6DT3.C0MSL6DT3_10 10
|
|
C0MSL6DT3.C0MSL6DT3_9 9
|
|
C0MSL6DT3.C0MSL6DT3_8 8
|
|
C0MSL6DT4 0x0080116A CAN0 Message Slot 6 Data 4
|
|
C0MSL6DT4.C0MSL6DT4_7 7
|
|
C0MSL6DT4.C0MSL6DT4_6 6
|
|
C0MSL6DT4.C0MSL6DT4_5 5
|
|
C0MSL6DT4.C0MSL6DT4_4 4
|
|
C0MSL6DT4.C0MSL6DT4_3 3
|
|
C0MSL6DT4.C0MSL6DT4_2 2
|
|
C0MSL6DT4.C0MSL6DT4_1 1
|
|
C0MSL6DT4.C0MSL6DT4_0 0
|
|
C0MSL6DT5 0x0080116B CAN0 Message Slot 6 Data 5
|
|
C0MSL6DT5.C0MSL6DT5_15 15
|
|
C0MSL6DT5.C0MSL6DT5_14 14
|
|
C0MSL6DT5.C0MSL6DT5_13 13
|
|
C0MSL6DT5.C0MSL6DT5_12 12
|
|
C0MSL6DT5.C0MSL6DT5_11 11
|
|
C0MSL6DT5.C0MSL6DT5_10 10
|
|
C0MSL6DT5.C0MSL6DT5_9 9
|
|
C0MSL6DT5.C0MSL6DT5_8 8
|
|
C0MSL6DT6 0x0080116C CAN0 Message Slot 6 Data 6
|
|
C0MSL6DT6.C0MSL6DT6_7 7
|
|
C0MSL6DT6.C0MSL6DT6_6 6
|
|
C0MSL6DT6.C0MSL6DT6_5 5
|
|
C0MSL6DT6.C0MSL6DT6_4 4
|
|
C0MSL6DT6.C0MSL6DT6_3 3
|
|
C0MSL6DT6.C0MSL6DT6_2 2
|
|
C0MSL6DT6.C0MSL6DT6_1 1
|
|
C0MSL6DT6.C0MSL6DT6_0 0
|
|
C0MSL6DT7 0x0080116D CAN0 Message Slot 6 Data 7
|
|
C0MSL6DT7.C0MSL6DT7_15 15
|
|
C0MSL6DT7.C0MSL6DT7_14 14
|
|
C0MSL6DT7.C0MSL6DT7_13 13
|
|
C0MSL6DT7.C0MSL6DT7_12 12
|
|
C0MSL6DT7.C0MSL6DT7_11 11
|
|
C0MSL6DT7.C0MSL6DT7_10 10
|
|
C0MSL6DT7.C0MSL6DT7_9 9
|
|
C0MSL6DT7.C0MSL6DT7_8 8
|
|
C0MSL6TSP 0x0080116E CAN0 Message Slot 6 Time Stamp
|
|
C0MSL6TSP.C0MSL6TSP_15 15
|
|
C0MSL6TSP.C0MSL6TSP_14 14
|
|
C0MSL6TSP.C0MSL6TSP_13 13
|
|
C0MSL6TSP.C0MSL6TSP_12 12
|
|
C0MSL6TSP.C0MSL6TSP_11 11
|
|
C0MSL6TSP.C0MSL6TSP_10 10
|
|
C0MSL6TSP.C0MSL6TSP_9 9
|
|
C0MSL6TSP.C0MSL6TSP_8 8
|
|
C0MSL6TSP.C0MSL6TSP_7 7
|
|
C0MSL6TSP.C0MSL6TSP_6 6
|
|
C0MSL6TSP.C0MSL6TSP_5 5
|
|
C0MSL6TSP.C0MSL6TSP_4 4
|
|
C0MSL6TSP.C0MSL6TSP_3 3
|
|
C0MSL6TSP.C0MSL6TSP_2 2
|
|
C0MSL6TSP.C0MSL6TSP_1 1
|
|
C0MSL6TSP.C0MSL6TSP_0 0
|
|
C0MSL7SID0 0x00801170 CAN0 Message Slot 7 Standard ID0
|
|
C0MSL7SID0.SID4 7 standard ID4
|
|
C0MSL7SID0.SID3 6 standard ID3
|
|
C0MSL7SID0.SID2 5 standard ID2
|
|
C0MSL7SID0.SID1 4 standard ID1
|
|
C0MSL7SID0.SID0 3 standard ID0
|
|
C0MSL7SID1 0x00801171 CAN0 Message Slot 7 Standard ID1
|
|
C0MSL7SID1.SID10 15 standard ID10
|
|
C0MSL7SID1.SID9 14 standard ID9
|
|
C0MSL7SID1.SID8 13 standard ID8
|
|
C0MSL7SID1.SID7 12 standard ID7
|
|
C0MSL7SID1.SID6 11 standard ID6
|
|
C0MSL7SID1.SID5 10 standard ID5
|
|
C0MSL7EID0 0x00801172 CAN0 Message Slot 7 Extended ID0
|
|
C0MSL7EID0.EID3 7 extended ID3
|
|
C0MSL7EID0.EID2 6 extended ID2
|
|
C0MSL7EID0.EID1 5 extended ID1
|
|
C0MSL7EID0.EID0 4 extended ID0
|
|
C0MSL7EID1 0x00801173 CAN0 Message Slot 7 Extended ID1
|
|
C0MSL7EID1.EID11 15 extended ID11
|
|
C0MSL7EID1.EID10 14 extended ID10
|
|
C0MSL7EID1.EID9 13 extended ID9
|
|
C0MSL7EID1.EID8 12 extended ID8
|
|
C0MSL7EID1.EID7 11 extended ID7
|
|
C0MSL7EID1.EID6 10 extended ID6
|
|
C0MSL7EID1.EID5 9 extended ID5
|
|
C0MSL7EID1.EID4 8 extended ID4
|
|
C0MSL7EID2 0x00801174 CAN0 Message Slot 7 Extended ID2
|
|
C0MSL7EID2.EID17 7 extended ID17
|
|
C0MSL7EID2.EID16 6 extended ID16
|
|
C0MSL7EID2.EID15 5 extended ID15
|
|
C0MSL7EID2.EID14 4 extended ID14
|
|
C0MSL7EID2.EID13 3 extended ID13
|
|
C0MSL7EID2.EID12 2 extended ID12
|
|
C0MSL7DLC 0x00801175 CAN0 Message Slot 7 Data Length Register
|
|
C0MSL7DLC.DLC3 15 Sets data length
|
|
C0MSL7DLC.DLC2 14 Sets data length
|
|
C0MSL7DLC.DLC1 13 Sets data length
|
|
C0MSL7DLC.DLC0 12 Sets data length
|
|
C0MSL7DT0 0x00801176 CAN0 Message Slot 7 Data 0
|
|
C0MSL7DT0.C0MSL7DT0_7 7
|
|
C0MSL7DT0.C0MSL7DT0_6 6
|
|
C0MSL7DT0.C0MSL7DT0_5 5
|
|
C0MSL7DT0.C0MSL7DT0_4 4
|
|
C0MSL7DT0.C0MSL7DT0_3 3
|
|
C0MSL7DT0.C0MSL7DT0_2 2
|
|
C0MSL7DT0.C0MSL7DT0_1 1
|
|
C0MSL7DT0.C0MSL7DT0_0 0
|
|
C0MSL7DT1 0x00801177 CAN0 Message Slot 7 Data 1
|
|
C0MSL7DT1.C0MSL7DT1_15 15
|
|
C0MSL7DT1.C0MSL7DT1_14 14
|
|
C0MSL7DT1.C0MSL7DT1_13 13
|
|
C0MSL7DT1.C0MSL7DT1_12 12
|
|
C0MSL7DT1.C0MSL7DT1_11 11
|
|
C0MSL7DT1.C0MSL7DT1_10 10
|
|
C0MSL7DT1.C0MSL7DT1_9 9
|
|
C0MSL7DT1.C0MSL7DT1_8 8
|
|
C0MSL7DT2 0x00801178 CAN0 Message Slot 7 Data 2
|
|
C0MSL7DT2.C0MSL7DT2_7 7
|
|
C0MSL7DT2.C0MSL7DT2_6 6
|
|
C0MSL7DT2.C0MSL7DT2_5 5
|
|
C0MSL7DT2.C0MSL7DT2_4 4
|
|
C0MSL7DT2.C0MSL7DT2_3 3
|
|
C0MSL7DT2.C0MSL7DT2_2 2
|
|
C0MSL7DT2.C0MSL7DT2_1 1
|
|
C0MSL7DT2.C0MSL7DT2_0 0
|
|
C0MSL7DT3 0x00801179 CAN0 Message Slot 7 Data 3
|
|
C0MSL7DT3.C0MSL7DT3_15 15
|
|
C0MSL7DT3.C0MSL7DT3_14 14
|
|
C0MSL7DT3.C0MSL7DT3_13 13
|
|
C0MSL7DT3.C0MSL7DT3_12 12
|
|
C0MSL7DT3.C0MSL7DT3_11 11
|
|
C0MSL7DT3.C0MSL7DT3_10 10
|
|
C0MSL7DT3.C0MSL7DT3_9 9
|
|
C0MSL7DT3.C0MSL7DT3_8 8
|
|
C0MSL7DT4 0x0080117A CAN0 Message Slot 7 Data 4
|
|
C0MSL7DT4.C0MSL7DT4_7 7
|
|
C0MSL7DT4.C0MSL7DT4_6 6
|
|
C0MSL7DT4.C0MSL7DT4_5 5
|
|
C0MSL7DT4.C0MSL7DT4_4 4
|
|
C0MSL7DT4.C0MSL7DT4_3 3
|
|
C0MSL7DT4.C0MSL7DT4_2 2
|
|
C0MSL7DT4.C0MSL7DT4_1 1
|
|
C0MSL7DT4.C0MSL7DT4_0 0
|
|
C0MSL7DT5 0x0080117B CAN0 Message Slot 7 Data 5
|
|
C0MSL7DT5.C0MSL7DT5_15 15
|
|
C0MSL7DT5.C0MSL7DT5_14 14
|
|
C0MSL7DT5.C0MSL7DT5_13 13
|
|
C0MSL7DT5.C0MSL7DT5_12 12
|
|
C0MSL7DT5.C0MSL7DT5_11 11
|
|
C0MSL7DT5.C0MSL7DT5_10 10
|
|
C0MSL7DT5.C0MSL7DT5_9 9
|
|
C0MSL7DT5.C0MSL7DT5_8 8
|
|
C0MSL7DT6 0x0080117C CAN0 Message Slot 7 Data 6
|
|
C0MSL7DT6.C0MSL7DT6_7 7
|
|
C0MSL7DT6.C0MSL7DT6_6 6
|
|
C0MSL7DT6.C0MSL7DT6_5 5
|
|
C0MSL7DT6.C0MSL7DT6_4 4
|
|
C0MSL7DT6.C0MSL7DT6_3 3
|
|
C0MSL7DT6.C0MSL7DT6_2 2
|
|
C0MSL7DT6.C0MSL7DT6_1 1
|
|
C0MSL7DT6.C0MSL7DT6_0 0
|
|
C0MSL7DT7 0x0080117D CAN0 Message Slot 7 Data 7
|
|
C0MSL7DT7.C0MSL7DT7_15 15
|
|
C0MSL7DT7.C0MSL7DT7_14 14
|
|
C0MSL7DT7.C0MSL7DT7_13 13
|
|
C0MSL7DT7.C0MSL7DT7_12 12
|
|
C0MSL7DT7.C0MSL7DT7_11 11
|
|
C0MSL7DT7.C0MSL7DT7_10 10
|
|
C0MSL7DT7.C0MSL7DT7_9 9
|
|
C0MSL7DT7.C0MSL7DT7_8 8
|
|
C0MSL7TSP 0x0080117E CAN0 Message Slot 7 Time Stamp
|
|
C0MSL7TSP.C0MSL7TSP_15 15
|
|
C0MSL7TSP.C0MSL7TSP_14 14
|
|
C0MSL7TSP.C0MSL7TSP_13 13
|
|
C0MSL7TSP.C0MSL7TSP_12 12
|
|
C0MSL7TSP.C0MSL7TSP_11 11
|
|
C0MSL7TSP.C0MSL7TSP_10 10
|
|
C0MSL7TSP.C0MSL7TSP_9 9
|
|
C0MSL7TSP.C0MSL7TSP_8 8
|
|
C0MSL7TSP.C0MSL7TSP_7 7
|
|
C0MSL7TSP.C0MSL7TSP_6 6
|
|
C0MSL7TSP.C0MSL7TSP_5 5
|
|
C0MSL7TSP.C0MSL7TSP_4 4
|
|
C0MSL7TSP.C0MSL7TSP_3 3
|
|
C0MSL7TSP.C0MSL7TSP_2 2
|
|
C0MSL7TSP.C0MSL7TSP_1 1
|
|
C0MSL7TSP.C0MSL7TSP_0 0
|
|
C0MSL8SID0 0x00801180 CAN0 Message Slot 8 Standard ID0
|
|
C0MSL8SID0.SID4 7 standard ID4
|
|
C0MSL8SID0.SID3 6 standard ID3
|
|
C0MSL8SID0.SID2 5 standard ID2
|
|
C0MSL8SID0.SID1 4 standard ID1
|
|
C0MSL8SID0.SID0 3 standard ID0
|
|
C0MSL8SID1 0x00801181 CAN0 Message Slot 8 Standard ID1
|
|
C0MSL8SID1.SID10 15 standard ID10
|
|
C0MSL8SID1.SID9 14 standard ID9
|
|
C0MSL8SID1.SID8 13 standard ID8
|
|
C0MSL8SID1.SID7 12 standard ID7
|
|
C0MSL8SID1.SID6 11 standard ID6
|
|
C0MSL8SID1.SID5 10 standard ID5
|
|
C0MSL8EID0 0x00801182 CAN0 Message Slot 8 Extended ID0
|
|
C0MSL8EID0.EID3 7 extended ID3
|
|
C0MSL8EID0.EID2 6 extended ID2
|
|
C0MSL8EID0.EID1 5 extended ID1
|
|
C0MSL8EID0.EID0 4 extended ID0
|
|
C0MSL8EID1 0x00801183 CAN0 Message Slot 8 Extended ID1
|
|
C0MSL8EID1.EID11 15 extended ID11
|
|
C0MSL8EID1.EID10 14 extended ID10
|
|
C0MSL8EID1.EID9 13 extended ID9
|
|
C0MSL8EID1.EID8 12 extended ID8
|
|
C0MSL8EID1.EID7 11 extended ID7
|
|
C0MSL8EID1.EID6 10 extended ID6
|
|
C0MSL8EID1.EID5 9 extended ID5
|
|
C0MSL8EID1.EID4 8 extended ID4
|
|
C0MSL8EID2 0x00801184 CAN0 Message Slot 8 Extended ID2
|
|
C0MSL8EID2.EID17 7 extended ID17
|
|
C0MSL8EID2.EID16 6 extended ID16
|
|
C0MSL8EID2.EID15 5 extended ID15
|
|
C0MSL8EID2.EID14 4 extended ID14
|
|
C0MSL8EID2.EID13 3 extended ID13
|
|
C0MSL8EID2.EID12 2 extended ID12
|
|
C0MSL8DLC 0x00801185 CAN0 Message Slot 8 Data Length Register
|
|
C0MSL8DLC.DLC3 15 Sets data length
|
|
C0MSL8DLC.DLC2 14 Sets data length
|
|
C0MSL8DLC.DLC1 13 Sets data length
|
|
C0MSL8DLC.DLC0 12 Sets data length
|
|
C0MSL8DT0 0x00801186 CAN0 Message Slot 8 Data 0
|
|
C0MSL8DT0.C0MSL8DT0_7 7
|
|
C0MSL8DT0.C0MSL8DT0_6 6
|
|
C0MSL8DT0.C0MSL8DT0_5 5
|
|
C0MSL8DT0.C0MSL8DT0_4 4
|
|
C0MSL8DT0.C0MSL8DT0_3 3
|
|
C0MSL8DT0.C0MSL8DT0_2 2
|
|
C0MSL8DT0.C0MSL8DT0_1 1
|
|
C0MSL8DT0.C0MSL8DT0_0 0
|
|
C0MSL8DT1 0x00801187 CAN0 Message Slot 8 Data 1
|
|
C0MSL8DT1.C0MSL8DT1_15 15
|
|
C0MSL8DT1.C0MSL8DT1_14 14
|
|
C0MSL8DT1.C0MSL8DT1_13 13
|
|
C0MSL8DT1.C0MSL8DT1_12 12
|
|
C0MSL8DT1.C0MSL8DT1_11 11
|
|
C0MSL8DT1.C0MSL8DT1_10 10
|
|
C0MSL8DT1.C0MSL8DT1_9 9
|
|
C0MSL8DT1.C0MSL8DT1_8 8
|
|
C0MSL8DT2 0x00801188 CAN0 Message Slot 8 Data 2
|
|
C0MSL8DT2.C0MSL8DT2_7 7
|
|
C0MSL8DT2.C0MSL8DT2_6 6
|
|
C0MSL8DT2.C0MSL8DT2_5 5
|
|
C0MSL8DT2.C0MSL8DT2_4 4
|
|
C0MSL8DT2.C0MSL8DT2_3 3
|
|
C0MSL8DT2.C0MSL8DT2_2 2
|
|
C0MSL8DT2.C0MSL8DT2_1 1
|
|
C0MSL8DT2.C0MSL8DT2_0 0
|
|
C0MSL8DT3 0x00801189 CAN0 Message Slot 8 Data 3
|
|
C0MSL8DT3.C0MSL8DT3_15 15
|
|
C0MSL8DT3.C0MSL8DT3_14 14
|
|
C0MSL8DT3.C0MSL8DT3_13 13
|
|
C0MSL8DT3.C0MSL8DT3_12 12
|
|
C0MSL8DT3.C0MSL8DT3_11 11
|
|
C0MSL8DT3.C0MSL8DT3_10 10
|
|
C0MSL8DT3.C0MSL8DT3_9 9
|
|
C0MSL8DT3.C0MSL8DT3_8 8
|
|
C0MSL8DT4 0x0080118A CAN0 Message Slot 8 Data 4
|
|
C0MSL8DT4.C0MSL8DT4_7 7
|
|
C0MSL8DT4.C0MSL8DT4_6 6
|
|
C0MSL8DT4.C0MSL8DT4_5 5
|
|
C0MSL8DT4.C0MSL8DT4_4 4
|
|
C0MSL8DT4.C0MSL8DT4_3 3
|
|
C0MSL8DT4.C0MSL8DT4_2 2
|
|
C0MSL8DT4.C0MSL8DT4_1 1
|
|
C0MSL8DT4.C0MSL8DT4_0 0
|
|
C0MSL8DT5 0x0080118B CAN0 Message Slot 8 Data 5
|
|
C0MSL8DT5.C0MSL8DT5_15 15
|
|
C0MSL8DT5.C0MSL8DT5_14 14
|
|
C0MSL8DT5.C0MSL8DT5_13 13
|
|
C0MSL8DT5.C0MSL8DT5_12 12
|
|
C0MSL8DT5.C0MSL8DT5_11 11
|
|
C0MSL8DT5.C0MSL8DT5_10 10
|
|
C0MSL8DT5.C0MSL8DT5_9 9
|
|
C0MSL8DT5.C0MSL8DT5_8 8
|
|
C0MSL8DT6 0x0080118C CAN0 Message Slot 8 Data 6
|
|
C0MSL8DT6.C0MSL8DT6_7 7
|
|
C0MSL8DT6.C0MSL8DT6_6 6
|
|
C0MSL8DT6.C0MSL8DT6_5 5
|
|
C0MSL8DT6.C0MSL8DT6_4 4
|
|
C0MSL8DT6.C0MSL8DT6_3 3
|
|
C0MSL8DT6.C0MSL8DT6_2 2
|
|
C0MSL8DT6.C0MSL8DT6_1 1
|
|
C0MSL8DT6.C0MSL8DT6_0 0
|
|
C0MSL8DT7 0x0080118D CAN0 Message Slot 8 Data 7
|
|
C0MSL8DT7.C0MSL8DT7_15 15
|
|
C0MSL8DT7.C0MSL8DT7_14 14
|
|
C0MSL8DT7.C0MSL8DT7_13 13
|
|
C0MSL8DT7.C0MSL8DT7_12 12
|
|
C0MSL8DT7.C0MSL8DT7_11 11
|
|
C0MSL8DT7.C0MSL8DT7_10 10
|
|
C0MSL8DT7.C0MSL8DT7_9 9
|
|
C0MSL8DT7.C0MSL8DT7_8 8
|
|
C0MSL8TSP 0x0080118E CAN0 Message Slot 8 Time Stamp
|
|
C0MSL8TSP.C0MSL8TSP_15 15
|
|
C0MSL8TSP.C0MSL8TSP_14 14
|
|
C0MSL8TSP.C0MSL8TSP_13 13
|
|
C0MSL8TSP.C0MSL8TSP_12 12
|
|
C0MSL8TSP.C0MSL8TSP_11 11
|
|
C0MSL8TSP.C0MSL8TSP_10 10
|
|
C0MSL8TSP.C0MSL8TSP_9 9
|
|
C0MSL8TSP.C0MSL8TSP_8 8
|
|
C0MSL8TSP.C0MSL8TSP_7 7
|
|
C0MSL8TSP.C0MSL8TSP_6 6
|
|
C0MSL8TSP.C0MSL8TSP_5 5
|
|
C0MSL8TSP.C0MSL8TSP_4 4
|
|
C0MSL8TSP.C0MSL8TSP_3 3
|
|
C0MSL8TSP.C0MSL8TSP_2 2
|
|
C0MSL8TSP.C0MSL8TSP_1 1
|
|
C0MSL8TSP.C0MSL8TSP_0 0
|
|
C0MSL9SID0 0x00801190 CAN0 Message Slot 9 Standard ID0
|
|
C0MSL9SID0.SID4 7 standard ID4
|
|
C0MSL9SID0.SID3 6 standard ID3
|
|
C0MSL9SID0.SID2 5 standard ID2
|
|
C0MSL9SID0.SID1 4 standard ID1
|
|
C0MSL9SID0.SID0 3 standard ID0
|
|
C0MSL9SID1 0x00801191 CAN0 Message Slot 9 Standard ID1
|
|
C0MSL9SID1.SID10 15 standard ID10
|
|
C0MSL9SID1.SID9 14 standard ID9
|
|
C0MSL9SID1.SID8 13 standard ID8
|
|
C0MSL9SID1.SID7 12 standard ID7
|
|
C0MSL9SID1.SID6 11 standard ID6
|
|
C0MSL9SID1.SID5 10 standard ID5
|
|
C0MSL9EID0 0x00801192 CAN0 Message Slot 9 Extended ID0
|
|
C0MSL9EID0.EID3 7 extended ID3
|
|
C0MSL9EID0.EID2 6 extended ID2
|
|
C0MSL9EID0.EID1 5 extended ID1
|
|
C0MSL9EID0.EID0 4 extended ID0
|
|
C0MSL9EID1 0x00801193 CAN0 Message Slot 9 Extended ID1
|
|
C0MSL9EID1.EID11 15 extended ID11
|
|
C0MSL9EID1.EID10 14 extended ID10
|
|
C0MSL9EID1.EID9 13 extended ID9
|
|
C0MSL9EID1.EID8 12 extended ID8
|
|
C0MSL9EID1.EID7 11 extended ID7
|
|
C0MSL9EID1.EID6 10 extended ID6
|
|
C0MSL9EID1.EID5 9 extended ID5
|
|
C0MSL9EID1.EID4 8 extended ID4
|
|
C0MSL9EID2 0x00801194 CAN0 Message Slot 9 Extended ID2
|
|
C0MSL9EID2.EID17 7 extended ID17
|
|
C0MSL9EID2.EID16 6 extended ID16
|
|
C0MSL9EID2.EID15 5 extended ID15
|
|
C0MSL9EID2.EID14 4 extended ID14
|
|
C0MSL9EID2.EID13 3 extended ID13
|
|
C0MSL9EID2.EID12 2 extended ID12
|
|
C0MSL9DLC 0x00801195 CAN0 Message Slot 9 Data Length Register
|
|
C0MSL9DLC.DLC3 15 Sets data length
|
|
C0MSL9DLC.DLC2 14 Sets data length
|
|
C0MSL9DLC.DLC1 13 Sets data length
|
|
C0MSL9DLC.DLC0 12 Sets data length
|
|
C0MSL9DT0 0x00801196 CAN0 Message Slot 9 Data 0
|
|
C0MSL9DT0.C0MSL9DT0_7 7
|
|
C0MSL9DT0.C0MSL9DT0_6 6
|
|
C0MSL9DT0.C0MSL9DT0_5 5
|
|
C0MSL9DT0.C0MSL9DT0_4 4
|
|
C0MSL9DT0.C0MSL9DT0_3 3
|
|
C0MSL9DT0.C0MSL9DT0_2 2
|
|
C0MSL9DT0.C0MSL9DT0_1 1
|
|
C0MSL9DT0.C0MSL9DT0_0 0
|
|
C0MSL9DT1 0x00801197 CAN0 Message Slot 9 Data 1
|
|
C0MSL9DT1.C0MSL9DT1_15 15
|
|
C0MSL9DT1.C0MSL9DT1_14 14
|
|
C0MSL9DT1.C0MSL9DT1_13 13
|
|
C0MSL9DT1.C0MSL9DT1_12 12
|
|
C0MSL9DT1.C0MSL9DT1_11 11
|
|
C0MSL9DT1.C0MSL9DT1_10 10
|
|
C0MSL9DT1.C0MSL9DT1_9 9
|
|
C0MSL9DT1.C0MSL9DT1_8 8
|
|
C0MSL9DT2 0x00801198 CAN0 Message Slot 9 Data 2
|
|
C0MSL9DT2.C0MSL9DT2_7 7
|
|
C0MSL9DT2.C0MSL9DT2_6 6
|
|
C0MSL9DT2.C0MSL9DT2_5 5
|
|
C0MSL9DT2.C0MSL9DT2_4 4
|
|
C0MSL9DT2.C0MSL9DT2_3 3
|
|
C0MSL9DT2.C0MSL9DT2_2 2
|
|
C0MSL9DT2.C0MSL9DT2_1 1
|
|
C0MSL9DT2.C0MSL9DT2_0 0
|
|
C0MSL9DT3 0x00801199 CAN0 Message Slot 9 Data 3
|
|
C0MSL9DT3.C0MSL9DT3_15 15
|
|
C0MSL9DT3.C0MSL9DT3_14 14
|
|
C0MSL9DT3.C0MSL9DT3_13 13
|
|
C0MSL9DT3.C0MSL9DT3_12 12
|
|
C0MSL9DT3.C0MSL9DT3_11 11
|
|
C0MSL9DT3.C0MSL9DT3_10 10
|
|
C0MSL9DT3.C0MSL9DT3_9 9
|
|
C0MSL9DT3.C0MSL9DT3_8 8
|
|
C0MSL9DT4 0x0080119A CAN0 Message Slot 9 Data 4
|
|
C0MSL9DT4.C0MSL9DT4_7 7
|
|
C0MSL9DT4.C0MSL9DT4_6 6
|
|
C0MSL9DT4.C0MSL9DT4_5 5
|
|
C0MSL9DT4.C0MSL9DT4_4 4
|
|
C0MSL9DT4.C0MSL9DT4_3 3
|
|
C0MSL9DT4.C0MSL9DT4_2 2
|
|
C0MSL9DT4.C0MSL9DT4_1 1
|
|
C0MSL9DT4.C0MSL9DT4_0 0
|
|
C0MSL9DT5 0x0080119B CAN0 Message Slot 9 Data 5
|
|
C0MSL9DT5.C0MSL9DT5_15 15
|
|
C0MSL9DT5.C0MSL9DT5_14 14
|
|
C0MSL9DT5.C0MSL9DT5_13 13
|
|
C0MSL9DT5.C0MSL9DT5_12 12
|
|
C0MSL9DT5.C0MSL9DT5_11 11
|
|
C0MSL9DT5.C0MSL9DT5_10 10
|
|
C0MSL9DT5.C0MSL9DT5_9 9
|
|
C0MSL9DT5.C0MSL9DT5_8 8
|
|
C0MSL9DT6 0x0080119C CAN0 Message Slot 9 Data 6
|
|
C0MSL9DT6.C0MSL9DT6_7 7
|
|
C0MSL9DT6.C0MSL9DT6_6 6
|
|
C0MSL9DT6.C0MSL9DT6_5 5
|
|
C0MSL9DT6.C0MSL9DT6_4 4
|
|
C0MSL9DT6.C0MSL9DT6_3 3
|
|
C0MSL9DT6.C0MSL9DT6_2 2
|
|
C0MSL9DT6.C0MSL9DT6_1 1
|
|
C0MSL9DT6.C0MSL9DT6_0 0
|
|
C0MSL9DT7 0x0080119D CAN0 Message Slot 9 Data 7
|
|
C0MSL9DT7.C0MSL9DT7_15 15
|
|
C0MSL9DT7.C0MSL9DT7_14 14
|
|
C0MSL9DT7.C0MSL9DT7_13 13
|
|
C0MSL9DT7.C0MSL9DT7_12 12
|
|
C0MSL9DT7.C0MSL9DT7_11 11
|
|
C0MSL9DT7.C0MSL9DT7_10 10
|
|
C0MSL9DT7.C0MSL9DT7_9 9
|
|
C0MSL9DT7.C0MSL9DT7_8 8
|
|
C0MSL9TSP 0x0080119E CAN0 Message Slot 9 Time Stamp
|
|
C0MSL9TSP.C0MSL9TSP_15 15
|
|
C0MSL9TSP.C0MSL9TSP_14 14
|
|
C0MSL9TSP.C0MSL9TSP_13 13
|
|
C0MSL9TSP.C0MSL9TSP_12 12
|
|
C0MSL9TSP.C0MSL9TSP_11 11
|
|
C0MSL9TSP.C0MSL9TSP_10 10
|
|
C0MSL9TSP.C0MSL9TSP_9 9
|
|
C0MSL9TSP.C0MSL9TSP_8 8
|
|
C0MSL9TSP.C0MSL9TSP_7 7
|
|
C0MSL9TSP.C0MSL9TSP_6 6
|
|
C0MSL9TSP.C0MSL9TSP_5 5
|
|
C0MSL9TSP.C0MSL9TSP_4 4
|
|
C0MSL9TSP.C0MSL9TSP_3 3
|
|
C0MSL9TSP.C0MSL9TSP_2 2
|
|
C0MSL9TSP.C0MSL9TSP_1 1
|
|
C0MSL9TSP.C0MSL9TSP_0 0
|
|
C0MSL10SID0 0x008011A0 CAN0 Message Slot 10 Standard ID0
|
|
C0MSL10SID0.SID4 7 standard ID4
|
|
C0MSL10SID0.SID3 6 standard ID3
|
|
C0MSL10SID0.SID2 5 standard ID2
|
|
C0MSL10SID0.SID1 4 standard ID1
|
|
C0MSL10SID0.SID0 3 standard ID0
|
|
C0MSL10SID1 0x008011A1 CAN0 Message Slot 10 Standard ID1
|
|
C0MSL10SID1.SID10 15 standard ID10
|
|
C0MSL10SID1.SID9 14 standard ID9
|
|
C0MSL10SID1.SID8 13 standard ID8
|
|
C0MSL10SID1.SID7 12 standard ID7
|
|
C0MSL10SID1.SID6 11 standard ID6
|
|
C0MSL10SID1.SID5 10 standard ID5
|
|
C0MSL10EID0 0x008011A2 CAN0 Message Slot 10 Extended ID0
|
|
C0MSL10EID0.EID3 7 extended ID3
|
|
C0MSL10EID0.EID2 6 extended ID2
|
|
C0MSL10EID0.EID1 5 extended ID1
|
|
C0MSL10EID0.EID0 4 extended ID0
|
|
C0MSL10EID1 0x008011A3 CAN0 Message Slot 10 Extended ID1
|
|
C0MSL10EID1.EID11 15 extended ID11
|
|
C0MSL10EID1.EID10 14 extended ID10
|
|
C0MSL10EID1.EID9 13 extended ID9
|
|
C0MSL10EID1.EID8 12 extended ID8
|
|
C0MSL10EID1.EID7 11 extended ID7
|
|
C0MSL10EID1.EID6 10 extended ID6
|
|
C0MSL10EID1.EID5 9 extended ID5
|
|
C0MSL10EID1.EID4 8 extended ID4
|
|
C0MSL10EID2 0x008011A4 CAN0 Message Slot 10 Extended ID2
|
|
C0MSL10EID2.EID17 7 extended ID17
|
|
C0MSL10EID2.EID16 6 extended ID16
|
|
C0MSL10EID2.EID15 5 extended ID15
|
|
C0MSL10EID2.EID14 4 extended ID14
|
|
C0MSL10EID2.EID13 3 extended ID13
|
|
C0MSL10EID2.EID12 2 extended ID12
|
|
C0MSL10DLC 0x008011A5 CAN0 Message Slot 10 Data Length Register
|
|
C0MSL10DLC.DLC3 15 Sets data length
|
|
C0MSL10DLC.DLC2 14 Sets data length
|
|
C0MSL10DLC.DLC1 13 Sets data length
|
|
C0MSL10DLC.DLC0 12 Sets data length
|
|
C0MSL10DT0 0x008011A6 CAN0 Message Slot 10 Data 0
|
|
C0MSL10DT0.C0MSL10DT0_7 7
|
|
C0MSL10DT0.C0MSL10DT0_6 6
|
|
C0MSL10DT0.C0MSL10DT0_5 5
|
|
C0MSL10DT0.C0MSL10DT0_4 4
|
|
C0MSL10DT0.C0MSL10DT0_3 3
|
|
C0MSL10DT0.C0MSL10DT0_2 2
|
|
C0MSL10DT0.C0MSL10DT0_1 1
|
|
C0MSL10DT0.C0MSL10DT0_0 0
|
|
C0MSL10DT1 0x008011A7 CAN0 Message Slot 10 Data 1
|
|
C0MSL10DT1.C0MSL10DT1_15 15
|
|
C0MSL10DT1.C0MSL10DT1_14 14
|
|
C0MSL10DT1.C0MSL10DT1_13 13
|
|
C0MSL10DT1.C0MSL10DT1_12 12
|
|
C0MSL10DT1.C0MSL10DT1_11 11
|
|
C0MSL10DT1.C0MSL10DT1_10 10
|
|
C0MSL10DT1.C0MSL10DT1_9 9
|
|
C0MSL10DT1.C0MSL10DT1_8 8
|
|
C0MSL10DT2 0x008011A8 CAN0 Message Slot 10 Data 2
|
|
C0MSL10DT2.C0MSL10DT2_7 7
|
|
C0MSL10DT2.C0MSL10DT2_6 6
|
|
C0MSL10DT2.C0MSL10DT2_5 5
|
|
C0MSL10DT2.C0MSL10DT2_4 4
|
|
C0MSL10DT2.C0MSL10DT2_3 3
|
|
C0MSL10DT2.C0MSL10DT2_2 2
|
|
C0MSL10DT2.C0MSL10DT2_1 1
|
|
C0MSL10DT2.C0MSL10DT2_0 0
|
|
C0MSL10DT3 0x008011A9 CAN0 Message Slot 10 Data 3
|
|
C0MSL10DT3.C0MSL10DT3_15 15
|
|
C0MSL10DT3.C0MSL10DT3_14 14
|
|
C0MSL10DT3.C0MSL10DT3_13 13
|
|
C0MSL10DT3.C0MSL10DT3_12 12
|
|
C0MSL10DT3.C0MSL10DT3_11 11
|
|
C0MSL10DT3.C0MSL10DT3_10 10
|
|
C0MSL10DT3.C0MSL10DT3_9 9
|
|
C0MSL10DT3.C0MSL10DT3_8 8
|
|
C0MSL10DT4 0x008011AA CAN0 Message Slot 10 Data 4
|
|
C0MSL10DT4.C0MSL10DT4_7 7
|
|
C0MSL10DT4.C0MSL10DT4_6 6
|
|
C0MSL10DT4.C0MSL10DT4_5 5
|
|
C0MSL10DT4.C0MSL10DT4_4 4
|
|
C0MSL10DT4.C0MSL10DT4_3 3
|
|
C0MSL10DT4.C0MSL10DT4_2 2
|
|
C0MSL10DT4.C0MSL10DT4_1 1
|
|
C0MSL10DT4.C0MSL10DT4_0 0
|
|
C0MSL10DT5 0x008011AB CAN0 Message Slot 10 Data 5
|
|
C0MSL10DT5.C0MSL10DT5_15 15
|
|
C0MSL10DT5.C0MSL10DT5_14 14
|
|
C0MSL10DT5.C0MSL10DT5_13 13
|
|
C0MSL10DT5.C0MSL10DT5_12 12
|
|
C0MSL10DT5.C0MSL10DT5_11 11
|
|
C0MSL10DT5.C0MSL10DT5_10 10
|
|
C0MSL10DT5.C0MSL10DT5_9 9
|
|
C0MSL10DT5.C0MSL10DT5_8 8
|
|
C0MSL10DT6 0x008011AC CAN0 Message Slot 10 Data 6
|
|
C0MSL10DT6.C0MSL10DT6_7 7
|
|
C0MSL10DT6.C0MSL10DT6_6 6
|
|
C0MSL10DT6.C0MSL10DT6_5 5
|
|
C0MSL10DT6.C0MSL10DT6_4 4
|
|
C0MSL10DT6.C0MSL10DT6_3 3
|
|
C0MSL10DT6.C0MSL10DT6_2 2
|
|
C0MSL10DT6.C0MSL10DT6_1 1
|
|
C0MSL10DT6.C0MSL10DT6_0 0
|
|
C0MSL10DT7 0x008011AD CAN0 Message Slot 10 Data 7
|
|
C0MSL10DT7.C0MSL10DT7_15 15
|
|
C0MSL10DT7.C0MSL10DT7_14 14
|
|
C0MSL10DT7.C0MSL10DT7_13 13
|
|
C0MSL10DT7.C0MSL10DT7_12 12
|
|
C0MSL10DT7.C0MSL10DT7_11 11
|
|
C0MSL10DT7.C0MSL10DT7_10 10
|
|
C0MSL10DT7.C0MSL10DT7_9 9
|
|
C0MSL10DT7.C0MSL10DT7_8 8
|
|
C0MSL10TSP 0x008011AE CAN0 Message Slot 10 Time Stamp
|
|
C0MSL10TSP.C0MSL10TSP_15 15
|
|
C0MSL10TSP.C0MSL10TSP_14 14
|
|
C0MSL10TSP.C0MSL10TSP_13 13
|
|
C0MSL10TSP.C0MSL10TSP_12 12
|
|
C0MSL10TSP.C0MSL10TSP_11 11
|
|
C0MSL10TSP.C0MSL10TSP_10 10
|
|
C0MSL10TSP.C0MSL10TSP_9 9
|
|
C0MSL10TSP.C0MSL10TSP_8 8
|
|
C0MSL10TSP.C0MSL10TSP_7 7
|
|
C0MSL10TSP.C0MSL10TSP_6 6
|
|
C0MSL10TSP.C0MSL10TSP_5 5
|
|
C0MSL10TSP.C0MSL10TSP_4 4
|
|
C0MSL10TSP.C0MSL10TSP_3 3
|
|
C0MSL10TSP.C0MSL10TSP_2 2
|
|
C0MSL10TSP.C0MSL10TSP_1 1
|
|
C0MSL10TSP.C0MSL10TSP_0 0
|
|
C0MSL11SID0 0x008011B0 CAN0 Message Slot 11 Standard ID0
|
|
C0MSL11SID0.SID4 7 standard ID4
|
|
C0MSL11SID0.SID3 6 standard ID3
|
|
C0MSL11SID0.SID2 5 standard ID2
|
|
C0MSL11SID0.SID1 4 standard ID1
|
|
C0MSL11SID0.SID0 3 standard ID0
|
|
C0MSL11SID1 0x008011B1 CAN0 Message Slot 11 Standard ID1
|
|
C0MSL11SID1.SID10 15 standard ID10
|
|
C0MSL11SID1.SID9 14 standard ID9
|
|
C0MSL11SID1.SID8 13 standard ID8
|
|
C0MSL11SID1.SID7 12 standard ID7
|
|
C0MSL11SID1.SID6 11 standard ID6
|
|
C0MSL11SID1.SID5 10 standard ID5
|
|
C0MSL11EID0 0x008011B2 CAN0 Message Slot 11 Extended ID0
|
|
C0MSL11EID0.EID3 7 extended ID3
|
|
C0MSL11EID0.EID2 6 extended ID2
|
|
C0MSL11EID0.EID1 5 extended ID1
|
|
C0MSL11EID0.EID0 4 extended ID0
|
|
C0MSL11EID1 0x008011B3 CAN0 Message Slot 11 Extended ID1
|
|
C0MSL11EID1.EID11 15 extended ID11
|
|
C0MSL11EID1.EID10 14 extended ID10
|
|
C0MSL11EID1.EID9 13 extended ID9
|
|
C0MSL11EID1.EID8 12 extended ID8
|
|
C0MSL11EID1.EID7 11 extended ID7
|
|
C0MSL11EID1.EID6 10 extended ID6
|
|
C0MSL11EID1.EID5 9 extended ID5
|
|
C0MSL11EID1.EID4 8 extended ID4
|
|
C0MSL11EID2 0x008011B4 CAN0 Message Slot 11 Extended ID2
|
|
C0MSL11EID2.EID17 7 extended ID17
|
|
C0MSL11EID2.EID16 6 extended ID16
|
|
C0MSL11EID2.EID15 5 extended ID15
|
|
C0MSL11EID2.EID14 4 extended ID14
|
|
C0MSL11EID2.EID13 3 extended ID13
|
|
C0MSL11EID2.EID12 2 extended ID12
|
|
C0MSL11DLC 0x008011B5 CAN0 Message Slot 11 Data Length Register
|
|
C0MSL11DLC.DLC3 15 Sets data length
|
|
C0MSL11DLC.DLC2 14 Sets data length
|
|
C0MSL11DLC.DLC1 13 Sets data length
|
|
C0MSL11DLC.DLC0 12 Sets data length
|
|
C0MSL11DT0 0x008011B6 CAN0 Message Slot 11 Data 0
|
|
C0MSL11DT0.C0MSL11DT0_7 7
|
|
C0MSL11DT0.C0MSL11DT0_6 6
|
|
C0MSL11DT0.C0MSL11DT0_5 5
|
|
C0MSL11DT0.C0MSL11DT0_4 4
|
|
C0MSL11DT0.C0MSL11DT0_3 3
|
|
C0MSL11DT0.C0MSL11DT0_2 2
|
|
C0MSL11DT0.C0MSL11DT0_1 1
|
|
C0MSL11DT0.C0MSL11DT0_0 0
|
|
C0MSL11DT1 0x008011B7 CAN0 Message Slot 11 Data 1
|
|
C0MSL11DT1.C0MSL11DT1_15 15
|
|
C0MSL11DT1.C0MSL11DT1_14 14
|
|
C0MSL11DT1.C0MSL11DT1_13 13
|
|
C0MSL11DT1.C0MSL11DT1_12 12
|
|
C0MSL11DT1.C0MSL11DT1_11 11
|
|
C0MSL11DT1.C0MSL11DT1_10 10
|
|
C0MSL11DT1.C0MSL11DT1_9 9
|
|
C0MSL11DT1.C0MSL11DT1_8 8
|
|
C0MSL11DT2 0x008011B8 CAN0 Message Slot 11 Data 2
|
|
C0MSL11DT2.C0MSL11DT2_7 7
|
|
C0MSL11DT2.C0MSL11DT2_6 6
|
|
C0MSL11DT2.C0MSL11DT2_5 5
|
|
C0MSL11DT2.C0MSL11DT2_4 4
|
|
C0MSL11DT2.C0MSL11DT2_3 3
|
|
C0MSL11DT2.C0MSL11DT2_2 2
|
|
C0MSL11DT2.C0MSL11DT2_1 1
|
|
C0MSL11DT2.C0MSL11DT2_0 0
|
|
C0MSL11DT3 0x008011B9 CAN0 Message Slot 11 Data 3
|
|
C0MSL11DT3.C0MSL11DT3_15 15
|
|
C0MSL11DT3.C0MSL11DT3_14 14
|
|
C0MSL11DT3.C0MSL11DT3_13 13
|
|
C0MSL11DT3.C0MSL11DT3_12 12
|
|
C0MSL11DT3.C0MSL11DT3_11 11
|
|
C0MSL11DT3.C0MSL11DT3_10 10
|
|
C0MSL11DT3.C0MSL11DT3_9 9
|
|
C0MSL11DT3.C0MSL11DT3_8 8
|
|
C0MSL11DT4 0x008011BA CAN0 Message Slot 11 Data 4
|
|
C0MSL11DT4.C0MSL11DT4_7 7
|
|
C0MSL11DT4.C0MSL11DT4_6 6
|
|
C0MSL11DT4.C0MSL11DT4_5 5
|
|
C0MSL11DT4.C0MSL11DT4_4 4
|
|
C0MSL11DT4.C0MSL11DT4_3 3
|
|
C0MSL11DT4.C0MSL11DT4_2 2
|
|
C0MSL11DT4.C0MSL11DT4_1 1
|
|
C0MSL11DT4.C0MSL11DT4_0 0
|
|
C0MSL11DT5 0x008011BB CAN0 Message Slot 11 Data 5
|
|
C0MSL11DT5.C0MSL11DT5_15 15
|
|
C0MSL11DT5.C0MSL11DT5_14 14
|
|
C0MSL11DT5.C0MSL11DT5_13 13
|
|
C0MSL11DT5.C0MSL11DT5_12 12
|
|
C0MSL11DT5.C0MSL11DT5_11 11
|
|
C0MSL11DT5.C0MSL11DT5_10 10
|
|
C0MSL11DT5.C0MSL11DT5_9 9
|
|
C0MSL11DT5.C0MSL11DT5_8 8
|
|
C0MSL11DT6 0x008011BC CAN0 Message Slot 11 Data 6
|
|
C0MSL11DT6.C0MSL11DT6_7 7
|
|
C0MSL11DT6.C0MSL11DT6_6 6
|
|
C0MSL11DT6.C0MSL11DT6_5 5
|
|
C0MSL11DT6.C0MSL11DT6_4 4
|
|
C0MSL11DT6.C0MSL11DT6_3 3
|
|
C0MSL11DT6.C0MSL11DT6_2 2
|
|
C0MSL11DT6.C0MSL11DT6_1 1
|
|
C0MSL11DT6.C0MSL11DT6_0 0
|
|
C0MSL11DT7 0x008011BD CAN0 Message Slot 11 Data 7
|
|
C0MSL11DT7.C0MSL11DT7_15 15
|
|
C0MSL11DT7.C0MSL11DT7_14 14
|
|
C0MSL11DT7.C0MSL11DT7_13 13
|
|
C0MSL11DT7.C0MSL11DT7_12 12
|
|
C0MSL11DT7.C0MSL11DT7_11 11
|
|
C0MSL11DT7.C0MSL11DT7_10 10
|
|
C0MSL11DT7.C0MSL11DT7_9 9
|
|
C0MSL11DT7.C0MSL11DT7_8 8
|
|
C0MSL11TSP 0x008011BE CAN0 Message Slot 11 Time Stamp
|
|
C0MSL11TSP.C0MSL11TSP_15 15
|
|
C0MSL11TSP.C0MSL11TSP_14 14
|
|
C0MSL11TSP.C0MSL11TSP_13 13
|
|
C0MSL11TSP.C0MSL11TSP_12 12
|
|
C0MSL11TSP.C0MSL11TSP_11 11
|
|
C0MSL11TSP.C0MSL11TSP_10 10
|
|
C0MSL11TSP.C0MSL11TSP_9 9
|
|
C0MSL11TSP.C0MSL11TSP_8 8
|
|
C0MSL11TSP.C0MSL11TSP_7 7
|
|
C0MSL11TSP.C0MSL11TSP_6 6
|
|
C0MSL11TSP.C0MSL11TSP_5 5
|
|
C0MSL11TSP.C0MSL11TSP_4 4
|
|
C0MSL11TSP.C0MSL11TSP_3 3
|
|
C0MSL11TSP.C0MSL11TSP_2 2
|
|
C0MSL11TSP.C0MSL11TSP_1 1
|
|
C0MSL11TSP.C0MSL11TSP_0 0
|
|
C0MSL12SID0 0x008011C0 CAN0 Message Slot 12 Standard ID0
|
|
C0MSL12SID0.SID4 7 standard ID4
|
|
C0MSL12SID0.SID3 6 standard ID3
|
|
C0MSL12SID0.SID2 5 standard ID2
|
|
C0MSL12SID0.SID1 4 standard ID1
|
|
C0MSL12SID0.SID0 3 standard ID0
|
|
C0MSL12SID1 0x008011C1 CAN0 Message Slot 12 Standard ID1
|
|
C0MSL12SID1.SID10 15 standard ID10
|
|
C0MSL12SID1.SID9 14 standard ID9
|
|
C0MSL12SID1.SID8 13 standard ID8
|
|
C0MSL12SID1.SID7 12 standard ID7
|
|
C0MSL12SID1.SID6 11 standard ID6
|
|
C0MSL12SID1.SID5 10 standard ID5
|
|
C0MSL12EID0 0x008011C2 CAN0 Message Slot 12 Extended ID0
|
|
C0MSL12EID0.EID3 7 extended ID3
|
|
C0MSL12EID0.EID2 6 extended ID2
|
|
C0MSL12EID0.EID1 5 extended ID1
|
|
C0MSL12EID0.EID0 4 extended ID0
|
|
C0MSL12EID1 0x008011C3 CAN0 Message Slot 12 Extended ID1
|
|
C0MSL12EID1.EID11 15 extended ID11
|
|
C0MSL12EID1.EID10 14 extended ID10
|
|
C0MSL12EID1.EID9 13 extended ID9
|
|
C0MSL12EID1.EID8 12 extended ID8
|
|
C0MSL12EID1.EID7 11 extended ID7
|
|
C0MSL12EID1.EID6 10 extended ID6
|
|
C0MSL12EID1.EID5 9 extended ID5
|
|
C0MSL12EID1.EID4 8 extended ID4
|
|
C0MSL12EID2 0x008011C4 CAN0 Message Slot 12 Extended ID2
|
|
C0MSL12EID2.EID17 7 extended ID17
|
|
C0MSL12EID2.EID16 6 extended ID16
|
|
C0MSL12EID2.EID15 5 extended ID15
|
|
C0MSL12EID2.EID14 4 extended ID14
|
|
C0MSL12EID2.EID13 3 extended ID13
|
|
C0MSL12EID2.EID12 2 extended ID12
|
|
C0MSL12DLC 0x008011C5 CAN0 Message Slot 12 Data Length Register
|
|
C0MSL12DLC.DLC3 15 Sets data length
|
|
C0MSL12DLC.DLC2 14 Sets data length
|
|
C0MSL12DLC.DLC1 13 Sets data length
|
|
C0MSL12DLC.DLC0 12 Sets data length
|
|
C0MSL12DT0 0x008011C6 CAN0 Message Slot 12 Data 0
|
|
C0MSL12DT0.C0MSL12DT0_7 7
|
|
C0MSL12DT0.C0MSL12DT0_6 6
|
|
C0MSL12DT0.C0MSL12DT0_5 5
|
|
C0MSL12DT0.C0MSL12DT0_4 4
|
|
C0MSL12DT0.C0MSL12DT0_3 3
|
|
C0MSL12DT0.C0MSL12DT0_2 2
|
|
C0MSL12DT0.C0MSL12DT0_1 1
|
|
C0MSL12DT0.C0MSL12DT0_0 0
|
|
C0MSL12DT1 0x008011C7 CAN0 Message Slot 12 Data 1
|
|
C0MSL12DT1.C0MSL12DT1_15 15
|
|
C0MSL12DT1.C0MSL12DT1_14 14
|
|
C0MSL12DT1.C0MSL12DT1_13 13
|
|
C0MSL12DT1.C0MSL12DT1_12 12
|
|
C0MSL12DT1.C0MSL12DT1_11 11
|
|
C0MSL12DT1.C0MSL12DT1_10 10
|
|
C0MSL12DT1.C0MSL12DT1_9 9
|
|
C0MSL12DT1.C0MSL12DT1_8 8
|
|
C0MSL12DT2 0x008011C8 CAN0 Message Slot 12 Data 2
|
|
C0MSL12DT2.C0MSL12DT2_7 7
|
|
C0MSL12DT2.C0MSL12DT2_6 6
|
|
C0MSL12DT2.C0MSL12DT2_5 5
|
|
C0MSL12DT2.C0MSL12DT2_4 4
|
|
C0MSL12DT2.C0MSL12DT2_3 3
|
|
C0MSL12DT2.C0MSL12DT2_2 2
|
|
C0MSL12DT2.C0MSL12DT2_1 1
|
|
C0MSL12DT2.C0MSL12DT2_0 0
|
|
C0MSL12DT3 0x008011C9 CAN0 Message Slot 12 Data 3
|
|
C0MSL12DT3.C0MSL12DT3_15 15
|
|
C0MSL12DT3.C0MSL12DT3_14 14
|
|
C0MSL12DT3.C0MSL12DT3_13 13
|
|
C0MSL12DT3.C0MSL12DT3_12 12
|
|
C0MSL12DT3.C0MSL12DT3_11 11
|
|
C0MSL12DT3.C0MSL12DT3_10 10
|
|
C0MSL12DT3.C0MSL12DT3_9 9
|
|
C0MSL12DT3.C0MSL12DT3_8 8
|
|
C0MSL12DT4 0x008011CA CAN0 Message Slot 12 Data 4
|
|
C0MSL12DT4.C0MSL12DT4_7 7
|
|
C0MSL12DT4.C0MSL12DT4_6 6
|
|
C0MSL12DT4.C0MSL12DT4_5 5
|
|
C0MSL12DT4.C0MSL12DT4_4 4
|
|
C0MSL12DT4.C0MSL12DT4_3 3
|
|
C0MSL12DT4.C0MSL12DT4_2 2
|
|
C0MSL12DT4.C0MSL12DT4_1 1
|
|
C0MSL12DT4.C0MSL12DT4_0 0
|
|
C0MSL12DT5 0x008011CB CAN0 Message Slot 12 Data 5
|
|
C0MSL12DT5.C0MSL12DT5_15 15
|
|
C0MSL12DT5.C0MSL12DT5_14 14
|
|
C0MSL12DT5.C0MSL12DT5_13 13
|
|
C0MSL12DT5.C0MSL12DT5_12 12
|
|
C0MSL12DT5.C0MSL12DT5_11 11
|
|
C0MSL12DT5.C0MSL12DT5_10 10
|
|
C0MSL12DT5.C0MSL12DT5_9 9
|
|
C0MSL12DT5.C0MSL12DT5_8 8
|
|
C0MSL12DT6 0x008011CC CAN0 Message Slot 12 Data 6
|
|
C0MSL12DT6.C0MSL12DT6_7 7
|
|
C0MSL12DT6.C0MSL12DT6_6 6
|
|
C0MSL12DT6.C0MSL12DT6_5 5
|
|
C0MSL12DT6.C0MSL12DT6_4 4
|
|
C0MSL12DT6.C0MSL12DT6_3 3
|
|
C0MSL12DT6.C0MSL12DT6_2 2
|
|
C0MSL12DT6.C0MSL12DT6_1 1
|
|
C0MSL12DT6.C0MSL12DT6_0 0
|
|
C0MSL12DT7 0x008011CD CAN0 Message Slot 12 Data 7
|
|
C0MSL12DT7.C0MSL12DT7_15 15
|
|
C0MSL12DT7.C0MSL12DT7_14 14
|
|
C0MSL12DT7.C0MSL12DT7_13 13
|
|
C0MSL12DT7.C0MSL12DT7_12 12
|
|
C0MSL12DT7.C0MSL12DT7_11 11
|
|
C0MSL12DT7.C0MSL12DT7_10 10
|
|
C0MSL12DT7.C0MSL12DT7_9 9
|
|
C0MSL12DT7.C0MSL12DT7_8 8
|
|
C0MSL12TSP 0x008011CE CAN0 Message Slot 12 Time Stamp
|
|
C0MSL12TSP.C0MSL12TSP_15 15
|
|
C0MSL12TSP.C0MSL12TSP_14 14
|
|
C0MSL12TSP.C0MSL12TSP_13 13
|
|
C0MSL12TSP.C0MSL12TSP_12 12
|
|
C0MSL12TSP.C0MSL12TSP_11 11
|
|
C0MSL12TSP.C0MSL12TSP_10 10
|
|
C0MSL12TSP.C0MSL12TSP_9 9
|
|
C0MSL12TSP.C0MSL12TSP_8 8
|
|
C0MSL12TSP.C0MSL12TSP_7 7
|
|
C0MSL12TSP.C0MSL12TSP_6 6
|
|
C0MSL12TSP.C0MSL12TSP_5 5
|
|
C0MSL12TSP.C0MSL12TSP_4 4
|
|
C0MSL12TSP.C0MSL12TSP_3 3
|
|
C0MSL12TSP.C0MSL12TSP_2 2
|
|
C0MSL12TSP.C0MSL12TSP_1 1
|
|
C0MSL12TSP.C0MSL12TSP_0 0
|
|
C0MSL13SID0 0x008011D0 CAN0 Message Slot 13 Standard ID0
|
|
C0MSL13SID0.SID4 7 standard ID4
|
|
C0MSL13SID0.SID3 6 standard ID3
|
|
C0MSL13SID0.SID2 5 standard ID2
|
|
C0MSL13SID0.SID1 4 standard ID1
|
|
C0MSL13SID0.SID0 3 standard ID0
|
|
C0MSL13SID1 0x008011D1 CAN0 Message Slot 13 Standard ID1
|
|
C0MSL13SID1.SID10 15 standard ID10
|
|
C0MSL13SID1.SID9 14 standard ID9
|
|
C0MSL13SID1.SID8 13 standard ID8
|
|
C0MSL13SID1.SID7 12 standard ID7
|
|
C0MSL13SID1.SID6 11 standard ID6
|
|
C0MSL13SID1.SID5 10 standard ID5
|
|
C0MSL13EID0 0x008011D2 CAN0 Message Slot 13 Extended ID0
|
|
C0MSL13EID0.EID3 7 extended ID3
|
|
C0MSL13EID0.EID2 6 extended ID2
|
|
C0MSL13EID0.EID1 5 extended ID1
|
|
C0MSL13EID0.EID0 4 extended ID0
|
|
C0MSL13EID1 0x008011D3 CAN0 Message Slot 13 Extended ID1
|
|
C0MSL13EID1.EID11 15 extended ID11
|
|
C0MSL13EID1.EID10 14 extended ID10
|
|
C0MSL13EID1.EID9 13 extended ID9
|
|
C0MSL13EID1.EID8 12 extended ID8
|
|
C0MSL13EID1.EID7 11 extended ID7
|
|
C0MSL13EID1.EID6 10 extended ID6
|
|
C0MSL13EID1.EID5 9 extended ID5
|
|
C0MSL13EID1.EID4 8 extended ID4
|
|
C0MSL13EID2 0x008011D4 CAN0 Message Slot 13 Extended ID2
|
|
C0MSL13EID2.EID17 7 extended ID17
|
|
C0MSL13EID2.EID16 6 extended ID16
|
|
C0MSL13EID2.EID15 5 extended ID15
|
|
C0MSL13EID2.EID14 4 extended ID14
|
|
C0MSL13EID2.EID13 3 extended ID13
|
|
C0MSL13EID2.EID12 2 extended ID12
|
|
C0MSL13DLC 0x008011D5 CAN0 Message Slot 13 Data Length Register
|
|
C0MSL13DLC.DLC3 15 Sets data length
|
|
C0MSL13DLC.DLC2 14 Sets data length
|
|
C0MSL13DLC.DLC1 13 Sets data length
|
|
C0MSL13DLC.DLC0 12 Sets data length
|
|
C0MSL13DT0 0x008011D6 CAN0 Message Slot 13 Data 0
|
|
C0MSL13DT0.C0MSL13DT0_7 7
|
|
C0MSL13DT0.C0MSL13DT0_6 6
|
|
C0MSL13DT0.C0MSL13DT0_5 5
|
|
C0MSL13DT0.C0MSL13DT0_4 4
|
|
C0MSL13DT0.C0MSL13DT0_3 3
|
|
C0MSL13DT0.C0MSL13DT0_2 2
|
|
C0MSL13DT0.C0MSL13DT0_1 1
|
|
C0MSL13DT0.C0MSL13DT0_0 0
|
|
C0MSL13DT1 0x008011D7 CAN0 Message Slot 13 Data 1
|
|
C0MSL13DT1.C0MSL13DT1_15 15
|
|
C0MSL13DT1.C0MSL13DT1_14 14
|
|
C0MSL13DT1.C0MSL13DT1_13 13
|
|
C0MSL13DT1.C0MSL13DT1_12 12
|
|
C0MSL13DT1.C0MSL13DT1_11 11
|
|
C0MSL13DT1.C0MSL13DT1_10 10
|
|
C0MSL13DT1.C0MSL13DT1_9 9
|
|
C0MSL13DT1.C0MSL13DT1_8 8
|
|
C0MSL13DT2 0x008011D8 CAN0 Message Slot 13 Data 2
|
|
C0MSL13DT2.C0MSL13DT2_7 7
|
|
C0MSL13DT2.C0MSL13DT2_6 6
|
|
C0MSL13DT2.C0MSL13DT2_5 5
|
|
C0MSL13DT2.C0MSL13DT2_4 4
|
|
C0MSL13DT2.C0MSL13DT2_3 3
|
|
C0MSL13DT2.C0MSL13DT2_2 2
|
|
C0MSL13DT2.C0MSL13DT2_1 1
|
|
C0MSL13DT2.C0MSL13DT2_0 0
|
|
C0MSL13DT3 0x008011D9 CAN0 Message Slot 13 Data 3
|
|
C0MSL13DT3.C0MSL13DT3_15 15
|
|
C0MSL13DT3.C0MSL13DT3_14 14
|
|
C0MSL13DT3.C0MSL13DT3_13 13
|
|
C0MSL13DT3.C0MSL13DT3_12 12
|
|
C0MSL13DT3.C0MSL13DT3_11 11
|
|
C0MSL13DT3.C0MSL13DT3_10 10
|
|
C0MSL13DT3.C0MSL13DT3_9 9
|
|
C0MSL13DT3.C0MSL13DT3_8 8
|
|
C0MSL13DT4 0x008011DA CAN0 Message Slot 13 Data 4
|
|
C0MSL13DT4.C0MSL13DT4_7 7
|
|
C0MSL13DT4.C0MSL13DT4_6 6
|
|
C0MSL13DT4.C0MSL13DT4_5 5
|
|
C0MSL13DT4.C0MSL13DT4_4 4
|
|
C0MSL13DT4.C0MSL13DT4_3 3
|
|
C0MSL13DT4.C0MSL13DT4_2 2
|
|
C0MSL13DT4.C0MSL13DT4_1 1
|
|
C0MSL13DT4.C0MSL13DT4_0 0
|
|
C0MSL13DT5 0x008011DB CAN0 Message Slot 13 Data 5
|
|
C0MSL13DT5.C0MSL13DT5_15 15
|
|
C0MSL13DT5.C0MSL13DT5_14 14
|
|
C0MSL13DT5.C0MSL13DT5_13 13
|
|
C0MSL13DT5.C0MSL13DT5_12 12
|
|
C0MSL13DT5.C0MSL13DT5_11 11
|
|
C0MSL13DT5.C0MSL13DT5_10 10
|
|
C0MSL13DT5.C0MSL13DT5_9 9
|
|
C0MSL13DT5.C0MSL13DT5_8 8
|
|
C0MSL13DT6 0x008011DC CAN0 Message Slot 13 Data 6
|
|
C0MSL13DT6.C0MSL13DT6_7 7
|
|
C0MSL13DT6.C0MSL13DT6_6 6
|
|
C0MSL13DT6.C0MSL13DT6_5 5
|
|
C0MSL13DT6.C0MSL13DT6_4 4
|
|
C0MSL13DT6.C0MSL13DT6_3 3
|
|
C0MSL13DT6.C0MSL13DT6_2 2
|
|
C0MSL13DT6.C0MSL13DT6_1 1
|
|
C0MSL13DT6.C0MSL13DT6_0 0
|
|
C0MSL13DT7 0x008011DD CAN0 Message Slot 13 Data 7
|
|
C0MSL13DT7.C0MSL13DT7_15 15
|
|
C0MSL13DT7.C0MSL13DT7_14 14
|
|
C0MSL13DT7.C0MSL13DT7_13 13
|
|
C0MSL13DT7.C0MSL13DT7_12 12
|
|
C0MSL13DT7.C0MSL13DT7_11 11
|
|
C0MSL13DT7.C0MSL13DT7_10 10
|
|
C0MSL13DT7.C0MSL13DT7_9 9
|
|
C0MSL13DT7.C0MSL13DT7_8 8
|
|
C0MSL13TSP 0x008011DE CAN0 Message Slot 13 Time Stamp
|
|
C0MSL13TSP.C0MSL13TSP_15 15
|
|
C0MSL13TSP.C0MSL13TSP_14 14
|
|
C0MSL13TSP.C0MSL13TSP_13 13
|
|
C0MSL13TSP.C0MSL13TSP_12 12
|
|
C0MSL13TSP.C0MSL13TSP_11 11
|
|
C0MSL13TSP.C0MSL13TSP_10 10
|
|
C0MSL13TSP.C0MSL13TSP_9 9
|
|
C0MSL13TSP.C0MSL13TSP_8 8
|
|
C0MSL13TSP.C0MSL13TSP_7 7
|
|
C0MSL13TSP.C0MSL13TSP_6 6
|
|
C0MSL13TSP.C0MSL13TSP_5 5
|
|
C0MSL13TSP.C0MSL13TSP_4 4
|
|
C0MSL13TSP.C0MSL13TSP_3 3
|
|
C0MSL13TSP.C0MSL13TSP_2 2
|
|
C0MSL13TSP.C0MSL13TSP_1 1
|
|
C0MSL13TSP.C0MSL13TSP_0 0
|
|
C0MSL14SID0 0x008011E0 CAN0 Message Slot 14 Standard ID0
|
|
C0MSL14SID0.SID4 7 standard ID4
|
|
C0MSL14SID0.SID3 6 standard ID3
|
|
C0MSL14SID0.SID2 5 standard ID2
|
|
C0MSL14SID0.SID1 4 standard ID1
|
|
C0MSL14SID0.SID0 3 standard ID0
|
|
C0MSL14SID1 0x008011E1 CAN0 Message Slot 14 Standard ID1
|
|
C0MSL14SID1.SID10 15 standard ID10
|
|
C0MSL14SID1.SID9 14 standard ID9
|
|
C0MSL14SID1.SID8 13 standard ID8
|
|
C0MSL14SID1.SID7 12 standard ID7
|
|
C0MSL14SID1.SID6 11 standard ID6
|
|
C0MSL14SID1.SID5 10 standard ID5
|
|
C0MSL14EID0 0x008011E2 CAN0 Message Slot 14 Extended ID0
|
|
C0MSL14EID0.EID3 7 extended ID3
|
|
C0MSL14EID0.EID2 6 extended ID2
|
|
C0MSL14EID0.EID1 5 extended ID1
|
|
C0MSL14EID0.EID0 4 extended ID0
|
|
C0MSL14EID1 0x008011E3 CAN0 Message Slot 14 Extended ID1
|
|
C0MSL14EID1.EID11 15 extended ID11
|
|
C0MSL14EID1.EID10 14 extended ID10
|
|
C0MSL14EID1.EID9 13 extended ID9
|
|
C0MSL14EID1.EID8 12 extended ID8
|
|
C0MSL14EID1.EID7 11 extended ID7
|
|
C0MSL14EID1.EID6 10 extended ID6
|
|
C0MSL14EID1.EID5 9 extended ID5
|
|
C0MSL14EID1.EID4 8 extended ID4
|
|
C0MSL14EID2 0x008011E4 CAN0 Message Slot 14 Extended ID2
|
|
C0MSL14EID2.EID17 7 extended ID17
|
|
C0MSL14EID2.EID16 6 extended ID16
|
|
C0MSL14EID2.EID15 5 extended ID15
|
|
C0MSL14EID2.EID14 4 extended ID14
|
|
C0MSL14EID2.EID13 3 extended ID13
|
|
C0MSL14EID2.EID12 2 extended ID12
|
|
C0MSL14DLC 0x008011E5 CAN0 Message Slot 14 Data Length Register
|
|
C0MSL14DLC.DLC3 15 Sets data length
|
|
C0MSL14DLC.DLC2 14 Sets data length
|
|
C0MSL14DLC.DLC1 13 Sets data length
|
|
C0MSL14DLC.DLC0 12 Sets data length
|
|
C0MSL14DT0 0x008011E6 CAN0 Message Slot 14 Data 0
|
|
C0MSL14DT0.C0MSL14DT0_7 7
|
|
C0MSL14DT0.C0MSL14DT0_6 6
|
|
C0MSL14DT0.C0MSL14DT0_5 5
|
|
C0MSL14DT0.C0MSL14DT0_4 4
|
|
C0MSL14DT0.C0MSL14DT0_3 3
|
|
C0MSL14DT0.C0MSL14DT0_2 2
|
|
C0MSL14DT0.C0MSL14DT0_1 1
|
|
C0MSL14DT0.C0MSL14DT0_0 0
|
|
C0MSL14DT1 0x008011E7 CAN0 Message Slot 14 Data 1
|
|
C0MSL14DT1.C0MSL14DT1_15 15
|
|
C0MSL14DT1.C0MSL14DT1_14 14
|
|
C0MSL14DT1.C0MSL14DT1_13 13
|
|
C0MSL14DT1.C0MSL14DT1_12 12
|
|
C0MSL14DT1.C0MSL14DT1_11 11
|
|
C0MSL14DT1.C0MSL14DT1_10 10
|
|
C0MSL14DT1.C0MSL14DT1_9 9
|
|
C0MSL14DT1.C0MSL14DT1_8 8
|
|
C0MSL14DT2 0x008011E8 CAN0 Message Slot 14 Data 2
|
|
C0MSL14DT2.C0MSL14DT2_7 7
|
|
C0MSL14DT2.C0MSL14DT2_6 6
|
|
C0MSL14DT2.C0MSL14DT2_5 5
|
|
C0MSL14DT2.C0MSL14DT2_4 4
|
|
C0MSL14DT2.C0MSL14DT2_3 3
|
|
C0MSL14DT2.C0MSL14DT2_2 2
|
|
C0MSL14DT2.C0MSL14DT2_1 1
|
|
C0MSL14DT2.C0MSL14DT2_0 0
|
|
C0MSL14DT3 0x008011E9 CAN0 Message Slot 14 Data 3
|
|
C0MSL14DT3.C0MSL14DT3_15 15
|
|
C0MSL14DT3.C0MSL14DT3_14 14
|
|
C0MSL14DT3.C0MSL14DT3_13 13
|
|
C0MSL14DT3.C0MSL14DT3_12 12
|
|
C0MSL14DT3.C0MSL14DT3_11 11
|
|
C0MSL14DT3.C0MSL14DT3_10 10
|
|
C0MSL14DT3.C0MSL14DT3_9 9
|
|
C0MSL14DT3.C0MSL14DT3_8 8
|
|
C0MSL14DT4 0x008011EA CAN0 Message Slot 14 Data 4
|
|
C0MSL14DT4.C0MSL14DT4_7 7
|
|
C0MSL14DT4.C0MSL14DT4_6 6
|
|
C0MSL14DT4.C0MSL14DT4_5 5
|
|
C0MSL14DT4.C0MSL14DT4_4 4
|
|
C0MSL14DT4.C0MSL14DT4_3 3
|
|
C0MSL14DT4.C0MSL14DT4_2 2
|
|
C0MSL14DT4.C0MSL14DT4_1 1
|
|
C0MSL14DT4.C0MSL14DT4_0 0
|
|
C0MSL14DT5 0x008011EB CAN0 Message Slot 14 Data 5
|
|
C0MSL14DT5.C0MSL14DT5_15 15
|
|
C0MSL14DT5.C0MSL14DT5_14 14
|
|
C0MSL14DT5.C0MSL14DT5_13 13
|
|
C0MSL14DT5.C0MSL14DT5_12 12
|
|
C0MSL14DT5.C0MSL14DT5_11 11
|
|
C0MSL14DT5.C0MSL14DT5_10 10
|
|
C0MSL14DT5.C0MSL14DT5_9 9
|
|
C0MSL14DT5.C0MSL14DT5_8 8
|
|
C0MSL14DT6 0x008011EC CAN0 Message Slot 14 Data 6
|
|
C0MSL14DT6.C0MSL14DT6_7 7
|
|
C0MSL14DT6.C0MSL14DT6_6 6
|
|
C0MSL14DT6.C0MSL14DT6_5 5
|
|
C0MSL14DT6.C0MSL14DT6_4 4
|
|
C0MSL14DT6.C0MSL14DT6_3 3
|
|
C0MSL14DT6.C0MSL14DT6_2 2
|
|
C0MSL14DT6.C0MSL14DT6_1 1
|
|
C0MSL14DT6.C0MSL14DT6_0 0
|
|
C0MSL14DT7 0x008011ED CAN0 Message Slot 14 Data 7
|
|
C0MSL14DT7.C0MSL14DT7_15 15
|
|
C0MSL14DT7.C0MSL14DT7_14 14
|
|
C0MSL14DT7.C0MSL14DT7_13 13
|
|
C0MSL14DT7.C0MSL14DT7_12 12
|
|
C0MSL14DT7.C0MSL14DT7_11 11
|
|
C0MSL14DT7.C0MSL14DT7_10 10
|
|
C0MSL14DT7.C0MSL14DT7_9 9
|
|
C0MSL14DT7.C0MSL14DT7_8 8
|
|
C0MSL14TSP 0x008011EE CAN0 Message Slot 14 Time Stamp
|
|
C0MSL14TSP.C0MSL14TSP_15 15
|
|
C0MSL14TSP.C0MSL14TSP_14 14
|
|
C0MSL14TSP.C0MSL14TSP_13 13
|
|
C0MSL14TSP.C0MSL14TSP_12 12
|
|
C0MSL14TSP.C0MSL14TSP_11 11
|
|
C0MSL14TSP.C0MSL14TSP_10 10
|
|
C0MSL14TSP.C0MSL14TSP_9 9
|
|
C0MSL14TSP.C0MSL14TSP_8 8
|
|
C0MSL14TSP.C0MSL14TSP_7 7
|
|
C0MSL14TSP.C0MSL14TSP_6 6
|
|
C0MSL14TSP.C0MSL14TSP_5 5
|
|
C0MSL14TSP.C0MSL14TSP_4 4
|
|
C0MSL14TSP.C0MSL14TSP_3 3
|
|
C0MSL14TSP.C0MSL14TSP_2 2
|
|
C0MSL14TSP.C0MSL14TSP_1 1
|
|
C0MSL14TSP.C0MSL14TSP_0 0
|
|
C0MSL15SID0 0x008011F0 CAN0 Message Slot 15 Standard ID0
|
|
C0MSL15SID0.SID4 7 standard ID4
|
|
C0MSL15SID0.SID3 6 standard ID3
|
|
C0MSL15SID0.SID2 5 standard ID2
|
|
C0MSL15SID0.SID1 4 standard ID1
|
|
C0MSL15SID0.SID0 3 standard ID0
|
|
C0MSL15SID1 0x008011F1 CAN0 Message Slot 15 Standard ID1
|
|
C0MSL15SID1.SID10 15 standard ID10
|
|
C0MSL15SID1.SID9 14 standard ID9
|
|
C0MSL15SID1.SID8 13 standard ID8
|
|
C0MSL15SID1.SID7 12 standard ID7
|
|
C0MSL15SID1.SID6 11 standard ID6
|
|
C0MSL15SID1.SID5 10 standard ID5
|
|
C0MSL15EID0 0x008011F2 CAN0 Message Slot 15 Extended ID0
|
|
C0MSL15EID0.EID3 7 extended ID3
|
|
C0MSL15EID0.EID2 6 extended ID2
|
|
C0MSL15EID0.EID1 5 extended ID1
|
|
C0MSL15EID0.EID0 4 extended ID0
|
|
C0MSL15EID1 0x008011F3 CAN0 Message Slot 15 Extended ID1
|
|
C0MSL15EID1.EID11 15 extended ID11
|
|
C0MSL15EID1.EID10 14 extended ID10
|
|
C0MSL15EID1.EID9 13 extended ID9
|
|
C0MSL15EID1.EID8 12 extended ID8
|
|
C0MSL15EID1.EID7 11 extended ID7
|
|
C0MSL15EID1.EID6 10 extended ID6
|
|
C0MSL15EID1.EID5 9 extended ID5
|
|
C0MSL15EID1.EID4 8 extended ID4
|
|
C0MSL15EID2 0x008011F4 CAN0 Message Slot 15 Extended ID2
|
|
C0MSL15EID2.EID17 7 extended ID17
|
|
C0MSL15EID2.EID16 6 extended ID16
|
|
C0MSL15EID2.EID15 5 extended ID15
|
|
C0MSL15EID2.EID14 4 extended ID14
|
|
C0MSL15EID2.EID13 3 extended ID13
|
|
C0MSL15EID2.EID12 2 extended ID12
|
|
C0MSL15DLC 0x008011F5 CAN0 Message Slot 15 Data Length Register
|
|
C0MSL15DLC.DLC3 15 Sets data length
|
|
C0MSL15DLC.DLC2 14 Sets data length
|
|
C0MSL15DLC.DLC1 13 Sets data length
|
|
C0MSL15DLC.DLC0 12 Sets data length
|
|
C0MSL15DT0 0x008011F6 CAN0 Message Slot 15 Data 0
|
|
C0MSL15DT0.C0MSL15DT0_7 7
|
|
C0MSL15DT0.C0MSL15DT0_6 6
|
|
C0MSL15DT0.C0MSL15DT0_5 5
|
|
C0MSL15DT0.C0MSL15DT0_4 4
|
|
C0MSL15DT0.C0MSL15DT0_3 3
|
|
C0MSL15DT0.C0MSL15DT0_2 2
|
|
C0MSL15DT0.C0MSL15DT0_1 1
|
|
C0MSL15DT0.C0MSL15DT0_0 0
|
|
C0MSL15DT1 0x008011F7 CAN0 Message Slot 15 Data 1
|
|
C0MSL15DT1.C0MSL15DT1_15 15
|
|
C0MSL15DT1.C0MSL15DT1_14 14
|
|
C0MSL15DT1.C0MSL15DT1_13 13
|
|
C0MSL15DT1.C0MSL15DT1_12 12
|
|
C0MSL15DT1.C0MSL15DT1_11 11
|
|
C0MSL15DT1.C0MSL15DT1_10 10
|
|
C0MSL15DT1.C0MSL15DT1_9 9
|
|
C0MSL15DT1.C0MSL15DT1_8 8
|
|
C0MSL15DT2 0x008011F8 CAN0 Message Slot 15 Data 2
|
|
C0MSL15DT2.C0MSL15DT2_7 7
|
|
C0MSL15DT2.C0MSL15DT2_6 6
|
|
C0MSL15DT2.C0MSL15DT2_5 5
|
|
C0MSL15DT2.C0MSL15DT2_4 4
|
|
C0MSL15DT2.C0MSL15DT2_3 3
|
|
C0MSL15DT2.C0MSL15DT2_2 2
|
|
C0MSL15DT2.C0MSL15DT2_1 1
|
|
C0MSL15DT2.C0MSL15DT2_0 0
|
|
C0MSL15DT3 0x008011F9 CAN0 Message Slot 15 Data 3
|
|
C0MSL15DT3.C0MSL15DT3_15 15
|
|
C0MSL15DT3.C0MSL15DT3_14 14
|
|
C0MSL15DT3.C0MSL15DT3_13 13
|
|
C0MSL15DT3.C0MSL15DT3_12 12
|
|
C0MSL15DT3.C0MSL15DT3_11 11
|
|
C0MSL15DT3.C0MSL15DT3_10 10
|
|
C0MSL15DT3.C0MSL15DT3_9 9
|
|
C0MSL15DT3.C0MSL15DT3_8 8
|
|
C0MSL15DT4 0x008011FA CAN0 Message Slot 15 Data 4
|
|
C0MSL15DT4.C0MSL15DT4_7 7
|
|
C0MSL15DT4.C0MSL15DT4_6 6
|
|
C0MSL15DT4.C0MSL15DT4_5 5
|
|
C0MSL15DT4.C0MSL15DT4_4 4
|
|
C0MSL15DT4.C0MSL15DT4_3 3
|
|
C0MSL15DT4.C0MSL15DT4_2 2
|
|
C0MSL15DT4.C0MSL15DT4_1 1
|
|
C0MSL15DT4.C0MSL15DT4_0 0
|
|
C0MSL15DT5 0x008011FB CAN0 Message Slot 15 Data 5
|
|
C0MSL15DT5.C0MSL15DT5_15 15
|
|
C0MSL15DT5.C0MSL15DT5_14 14
|
|
C0MSL15DT5.C0MSL15DT5_13 13
|
|
C0MSL15DT5.C0MSL15DT5_12 12
|
|
C0MSL15DT5.C0MSL15DT5_11 11
|
|
C0MSL15DT5.C0MSL15DT5_10 10
|
|
C0MSL15DT5.C0MSL15DT5_9 9
|
|
C0MSL15DT5.C0MSL15DT5_8 8
|
|
C0MSL15DT6 0x008011FC CAN0 Message Slot 15 Data 6
|
|
C0MSL15DT6.C0MSL15DT6_7 7
|
|
C0MSL15DT6.C0MSL15DT6_6 6
|
|
C0MSL15DT6.C0MSL15DT6_5 5
|
|
C0MSL15DT6.C0MSL15DT6_4 4
|
|
C0MSL15DT6.C0MSL15DT6_3 3
|
|
C0MSL15DT6.C0MSL15DT6_2 2
|
|
C0MSL15DT6.C0MSL15DT6_1 1
|
|
C0MSL15DT6.C0MSL15DT6_0 0
|
|
C0MSL15DT7 0x008011FD CAN0 Message Slot 15 Data 7
|
|
C0MSL15DT7.C0MSL15DT7_15 15
|
|
C0MSL15DT7.C0MSL15DT7_14 14
|
|
C0MSL15DT7.C0MSL15DT7_13 13
|
|
C0MSL15DT7.C0MSL15DT7_12 12
|
|
C0MSL15DT7.C0MSL15DT7_11 11
|
|
C0MSL15DT7.C0MSL15DT7_10 10
|
|
C0MSL15DT7.C0MSL15DT7_9 9
|
|
C0MSL15DT7.C0MSL15DT7_8 8
|
|
C0MSL15TSP 0x008011FE CAN0 Message Slot 15 Time Stamp
|
|
C0MSL15TSP.C0MSL15TSP_15 15
|
|
C0MSL15TSP.C0MSL15TSP_14 14
|
|
C0MSL15TSP.C0MSL15TSP_13 13
|
|
C0MSL15TSP.C0MSL15TSP_12 12
|
|
C0MSL15TSP.C0MSL15TSP_11 11
|
|
C0MSL15TSP.C0MSL15TSP_10 10
|
|
C0MSL15TSP.C0MSL15TSP_9 9
|
|
C0MSL15TSP.C0MSL15TSP_8 8
|
|
C0MSL15TSP.C0MSL15TSP_7 7
|
|
C0MSL15TSP.C0MSL15TSP_6 6
|
|
C0MSL15TSP.C0MSL15TSP_5 5
|
|
C0MSL15TSP.C0MSL15TSP_4 4
|
|
C0MSL15TSP.C0MSL15TSP_3 3
|
|
C0MSL15TSP.C0MSL15TSP_2 2
|
|
C0MSL15TSP.C0MSL15TSP_1 1
|
|
C0MSL15TSP.C0MSL15TSP_0 0
|
|
|
|
|
|
.M32171F2VFP
|
|
; e32171g.pdf
|
|
|
|
; MEMORY MAP
|
|
area DATA ROM_ 0x00000000:0x00040000 User ROM area
|
|
area BSS RESERVED 0x00040000:0x00100000 Reserved area
|
|
area DATA CS0_ 0x00100000:0x00200000 CS0 area
|
|
area DATA CS1_ 0x00200000:0x00300000 CS1 area
|
|
area DATA Ghost_1 0x00300000:0x00400000 Ghost area in CS1
|
|
area DATA Ghost_2 0x00400000:0x00800000 Ghost area in units of 4M bytes
|
|
area DATA FSR_1 0x00800000:0x00804000
|
|
area DATA RAM_ 0x00804000:0x00808000 Internal RAM area
|
|
area BSS RESERVED 0x00808000:0x00820000
|
|
area DATA Ghost_3 0x00820000:0x01000000 Ghost area in units of 128K bytes
|
|
|
|
; Interrupt and reset vector assignments
|
|
|
|
; INPUT/ OUTPUT PORTS
|
|
|
|
|
|
.M32171F3VFP
|
|
; e32171g.pdf
|
|
|
|
; MEMORY MAP
|
|
area DATA ROM_ 0x00000000:0x00060000 User ROM area
|
|
area BSS RESERVED 0x00060000:0x00100000 Reserved area
|
|
area DATA CS0_ 0x00100000:0x00200000 CS0 area
|
|
area DATA CS1_ 0x00200000:0x00300000 CS1 area
|
|
area DATA Ghost_1 0x00300000:0x00400000 Ghost area in CS1
|
|
area DATA Ghost_2 0x00400000:0x00800000 Ghost area in units of 4M bytes
|
|
area DATA FSR_1 0x00800000:0x00804000
|
|
area DATA RAM_ 0x00804000:0x00808000 Internal RAM area
|
|
area BSS RESERVED 0x00808000:0x00820000
|
|
area DATA Ghost_3 0x00820000:0x01000000 Ghost area in units of 128K bytes
|
|
|
|
; Interrupt and reset vector assignments
|
|
|
|
; INPUT/ OUTPUT PORTS
|
|
|
|
|
|
.M32171F4VFP
|
|
; e32171g.pdf
|
|
|
|
; MEMORY MAP
|
|
area DATA ROM_ 0x00000000:0x00080000 User ROM area
|
|
area BSS RESERVED 0x00080000:0x00100000 Reserved area
|
|
area DATA CS0_ 0x00100000:0x00200000 CS0 area
|
|
area DATA CS1_ 0x00200000:0x00300000 CS1 area
|
|
area DATA Ghost_1 0x00300000:0x00400000 Ghost area in CS1
|
|
area DATA Ghost_2 0x00400000:0x00800000 Ghost area in units of 4M bytes
|
|
area DATA FSR_1 0x00800000:0x00804000
|
|
area DATA RAM_ 0x00804000:0x00808000 Internal RAM area
|
|
area BSS RESERVED 0x00808000:0x00820000
|
|
area DATA Ghost_3 0x00820000:0x01000000 Ghost area in units of 128K bytes
|
|
|
|
; Interrupt and reset vector assignments
|
|
|
|
; INPUT/ OUTPUT PORTS
|
|
|
|
|
|
.M32172F2VFP
|
|
; e32172g.pdf
|
|
|
|
; MEMORY MAP
|
|
area DATA ROM_ 0x00000000:0x00040000 User ROM area
|
|
area BSS RESERVED 0x00040000:0x00100000 Reserved area
|
|
area DATA CS0_ 0x00100000:0x00200000 CS0 area
|
|
area DATA CS1_ 0x00200000:0x00400000 CS1 area
|
|
area DATA CS2_ 0x00400000:0x00600000 CS2 area
|
|
area DATA CS3_ 0x00600000:0x00800000 CS3 area
|
|
area DATA FSR_1 0x00800000:0x00804000
|
|
area DATA RAM_ 0x00804000:0x00808000 Internal RAM
|
|
area BSS RESERVED 0x00808000:0x00820000
|
|
area DATA Ghost_1 0x00820000:0x01000000 Ghost area in units of 128K bytes
|
|
|
|
; Interrupt and reset vector assignments
|
|
|
|
; INPUT/ OUTPUT PORTS
|
|
|
|
|
|
.M32173F2VFP
|
|
; e32172g.pdf
|
|
|
|
; MEMORY MAP
|
|
area DATA ROM_ 0x00000000:0x00040000 User ROM area
|
|
area BSS RESERVED 0x00040000:0x00100000 Reserved area
|
|
area DATA CS0_ 0x00100000:0x00200000 CS0 area
|
|
area DATA CS1_ 0x00200000:0x00400000 CS1 area
|
|
area DATA CS2_ 0x00400000:0x00600000 CS2 area
|
|
area DATA CS3_ 0x00600000:0x00800000 CS3 area
|
|
area DATA FSR_1 0x00800000:0x00804000
|
|
area DATA RAM_ 0x00804000:0x00808000 Internal RAM
|
|
area BSS RESERVED 0x00808000:0x00820000
|
|
area DATA Ghost_1 0x00820000:0x01000000 Ghost area in units of 128K bytes
|
|
|
|
; Interrupt and reset vector assignments
|
|
|
|
; INPUT/ OUTPUT PORTS
|
|
|
|
|
|
.M32174F3
|
|
; e32170g.pdf
|
|
|
|
; MEMORY MAP
|
|
area DATA ROM_ 0x00000000:0x00060000 Internal ROM area
|
|
area BSS RESERVED 0x00060000:0x00100000 Reserved area
|
|
area DATA CS0_ 0x00100000:0x00200000 CS0 area
|
|
area DATA CS1_ 0x00200000:0x00400000 CS1 area
|
|
area DATA Ghost_1 0x00400000:0x00800000 Ghost area in units of 4M bytes
|
|
area DATA FSR_1 0x00800000:0x00804000
|
|
area DATA RAM_ 0x00804000:0x0080E000 Internal RAM
|
|
area BSS RESERVED 0x0080E000:0x00820000
|
|
area DATA Ghost_2 0x00820000:0x01000000 Ghost area in units of 128K bytes
|
|
|
|
; Interrupt and reset vector assignments
|
|
|
|
; INPUT/ OUTPUT PORTS
|
|
|
|
|
|
.M32174F4
|
|
; e32170g.pdf
|
|
|
|
; MEMORY MAP
|
|
area DATA ROM_ 0x00000000:0x00080000 Internal ROM area
|
|
area BSS RESERVED 0x00080000:0x00100000 Reserved area
|
|
area DATA CS0_ 0x00100000:0x00200000 CS0 area
|
|
area DATA CS1_ 0x00200000:0x00400000 CS1 area
|
|
area DATA Ghost_1 0x00400000:0x00800000 Ghost area in units of 4M bytes
|
|
area DATA FSR_1 0x00800000:0x00804000
|
|
area DATA RAM_ 0x00804000:0x0080E000 Internal RAM
|
|
area BSS RESERVED 0x0080E000:0x00820000
|
|
area DATA Ghost_2 0x00820000:0x01000000 Ghost area in units of 128K bytes
|
|
|
|
; Interrupt and reset vector assignments
|
|
|
|
; INPUT/ OUTPUT PORTS
|
|
|
|
|
|
.M32176F2
|
|
; e32176g.pdf
|
|
|
|
; MEMORY MAP
|
|
area DATA ROM_ 0x00000000:0x00040000 User ROM area
|
|
area BSS RESERVED 0x00040000:0x00100000 Reserved area
|
|
area DATA CS0_ 0x00100000:0x00200000 CS0 area
|
|
area DATA CS1_ 0x00200000:0x00300000 CS1 area
|
|
area DATA Ghost_1 0x00300000:0x00400000 Ghost area in CS1
|
|
area DATA Ghost_2 0x00400000:0x00800000 Ghost area in units of 4M bytes
|
|
area DATA FSR_1 0x00800000:0x00804000
|
|
area DATA RAM_ 0x00804000:0x00808000 Internal RAM area
|
|
area BSS RESERVED 0x00808000:0x00820000
|
|
area DATA Ghost_3 0x00820000:0x01000000 Ghost area in units of 128K bytes
|
|
|
|
; Interrupt and reset vector assignments
|
|
|
|
; INPUT/ OUTPUT PORTS
|
|
|
|
|
|
.M32176F3
|
|
; e32176g.pdf
|
|
|
|
; MEMORY MAP
|
|
area DATA ROM_ 0x00000000:0x00060000 User ROM area
|
|
area BSS RESERVED 0x00060000:0x00100000 Reserved area
|
|
area DATA CS0_ 0x00100000:0x00200000 CS0 area
|
|
area DATA CS1_ 0x00200000:0x00300000 CS1 area
|
|
area DATA Ghost_1 0x00300000:0x00400000 Ghost area in CS1
|
|
area DATA Ghost_2 0x00400000:0x00800000 Ghost area in units of 4M bytes
|
|
area DATA FSR_1 0x00800000:0x00804000
|
|
area DATA RAM_ 0x00804000:0x00808000 Internal RAM area
|
|
area BSS RESERVED 0x00808000:0x00820000
|
|
area DATA Ghost_3 0x00820000:0x01000000 Ghost area in units of 128K bytes
|
|
|
|
; Interrupt and reset vector assignments
|
|
|
|
; INPUT/ OUTPUT PORTS
|
|
|
|
|
|
.M32176F4
|
|
; e32176g.pdf
|
|
|
|
; MEMORY MAP
|
|
area DATA ROM_ 0x00000000:0x00080000 User ROM area
|
|
area BSS RESERVED 0x00080000:0x00100000 Reserved area
|
|
area DATA CS0_ 0x00100000:0x00200000 CS0 area
|
|
area DATA CS1_ 0x00200000:0x00300000 CS1 area
|
|
area DATA Ghost_1 0x00300000:0x00400000 Ghost area in CS1
|
|
area DATA Ghost_2 0x00400000:0x00800000 Ghost area in units of 4M bytes
|
|
area DATA FSR_1 0x00800000:0x00804000
|
|
area DATA RAM_ 0x00804000:0x00808000 Internal RAM area
|
|
area BSS RESERVED 0x00808000:0x00820000
|
|
area DATA Ghost_3 0x00820000:0x01000000 Ghost area in units of 128K bytes
|
|
|
|
; Interrupt and reset vector assignments
|
|
|
|
; INPUT/ OUTPUT PORTS
|
|
|
|
|
|
.M32180F8VFP_TFP
|
|
; e32180g.pdf
|
|
|
|
|
|
; MEMORY MAP
|
|
area DATA ROM_ 0x00000000:0x00100000 Internal ROM
|
|
area BSS RESERVED 0x00100000:0x00800000 Reserved area
|
|
area DATA FSR_1 0x00800000:0x00804000
|
|
area DATA RAM_ 0x00804000:0x00810000 RAM area
|
|
area BSS RESERVED 0x00810000:0x00820000
|
|
|
|
; Interrupt and reset vector assignments
|
|
|
|
; INPUT/ OUTPUT PORTS
|
|
|
|
|
|
.M32182F3VFP_TFP
|
|
; e32182g.pdf
|
|
|
|
|
|
; MEMORY MAP
|
|
area DATA ROM_ 0x00000000:0x00060000 Internal ROM
|
|
area BSS RESERVED 0x00060000:0x00800000 Reserved area
|
|
area DATA FSR_1 0x00800000:0x00804000
|
|
area DATA RAM_ 0x00804000:0x00814000 RAM area
|
|
area BSS RESERVED 0x00810000:0x00820000
|
|
area DATA Ghost_1 0x00820000:0x01000000 Ghost area in units of 128k bytes
|
|
|
|
; Interrupt and reset vector assignments
|
|
|
|
; INPUT/ OUTPUT PORTS
|
|
|
|
|
|
.M32182F8VFP_TFP
|
|
; e32182g.pdf
|
|
|
|
|
|
; MEMORY MAP
|
|
area DATA ROM_ 0x00000000:0x00100000 Internal ROM
|
|
area BSS RESERVED 0x00100000:0x00800000 Reserved area
|
|
area DATA FSR_1 0x00800000:0x00804000
|
|
area DATA RAM_ 0x00804000:0x00814000 RAM area
|
|
area BSS RESERVED 0x00810000:0x00820000
|
|
area DATA Ghost_1 0x00820000:0x01000000 Ghost area in units of 128k bytes
|
|
|
|
; Interrupt and reset vector assignments
|
|
|
|
; INPUT/ OUTPUT PORTS
|
|
|
|
|