53 lines
2.2 KiB
C++
53 lines
2.2 KiB
C++
// $Id: reg.cpp,v 1.3 2000/11/06 22:11:17 jeremy Exp $
|
|
//
|
|
// Copyright (c) 2000 Jeremy Cooper. All rights reserved.
|
|
//
|
|
// Redistribution and use in source and binary forms, with or without
|
|
// modification, are permitted provided that the following conditions
|
|
// are met:
|
|
//
|
|
// 1. Redistributions of source code must retain the above copyright
|
|
// notice, this list of conditions and the following disclaimer.
|
|
// 2. Redistributions in binary form must reproduce the above copyright
|
|
// notice, this list of conditions and the following disclaimer in the
|
|
// documentation and/or other materials provided with the distribution.
|
|
// 3. All advertising materials mentioning features or use of this software
|
|
// must display the following acknowledgement:
|
|
// This product includes software developed by Jeremy Cooper.
|
|
// 4. The name of the author may not be used to endorse or promote products
|
|
// derived from this software without specific prior written permission.
|
|
//
|
|
// THIS SOFTWARE IS PROVIDED BY THE AUTHOR ``AS IS'' AND ANY EXPRESS OR
|
|
// IMPLIED WARRANTIES, INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTIES
|
|
// OF MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE ARE DISCLAIMED.
|
|
// IN NO EVENT SHALL THE AUTHOR BE LIABLE FOR ANY DIRECT, INDIRECT,
|
|
// INCIDENTAL, SPECIAL, EXEMPLARY, OR CONSEQUENTIAL DAMAGES (INCLUDING, BUT
|
|
// NOT LIMITED TO, PROCUREMENT OF SUBSTITUTE GOODS OR SERVICES; LOSS OF USE,
|
|
// DATA, OR PROFITS; OR BUSINESS INTERRUPTION) HOWEVER CAUSED AND ON ANY
|
|
// THEORY OF LIABILITY, WHETHER IN CONTRACT, STRICT LIABILITY, OR TORT
|
|
// (INCLUDING NEGLIGENCE OR OTHERWISE) ARISING IN ANY WAY OUT OF THE USE OF
|
|
// THIS SOFTWARE, EVEN IF ADVISED OF THE POSSIBILITY OF SUCH DAMAGE.
|
|
|
|
//
|
|
// IDA TMS320C1X processor module.
|
|
// TMS320C1X register names.
|
|
//
|
|
#include "reg.hpp"
|
|
|
|
//
|
|
// The following doesn't represent all of the TMS320C1X's registers.
|
|
// It only represents those registers that are explicitly specified
|
|
// in instruction mnemonics.
|
|
//
|
|
const char *const registerNames[] =
|
|
{
|
|
"AR0", // Address register zero
|
|
"AR1", // Address register one.
|
|
//
|
|
// Special registers required by IDA kernel.
|
|
//
|
|
"VCS",
|
|
"VDS"
|
|
};
|
|
const int nregisterNames = sizeof(registerNames) / sizeof(*registerNames);
|